Intel® I/O Controller Hub 8 LAN NVM Map and Information Guide
January 2008
316234-006
Revision 2.8
Legal Lines and Disclaim er s
INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR
OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS
OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING
TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE,
MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for
use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.
Intel may make changes to specifications and product descriptions at any time, without notice.
Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the
presented subject matter. The furnishing of docu ments and other materials and in formation d oes not prov ide any li cense, express or implied, by estoppel
or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.
IMPORTANT - PLEASE READ BEFORE INSTALLING OR USING INTEL® PRE-RELEASE PRODUCTS.
Please review the terms at http://www.intel.com/netcomms/prerelease_terms.htm carefully befo re us ing any Intel® pr e-r elease product, including any
evaluation, development or reference hardware and/or sof t ware product (collectively, “Pre-Release Product”). By using the Pre-Release Product, you
indicate your acceptan ce of these term s , whi ch cons titute the agreement (the “Agreement”) between you and In tel Corporation (“I ntel”). In the event
that you do not agree with any of these terms and conditions, do not use or install the Pre-Release Product and promptly return it unused to Intel.
Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” In tel reserves these for
future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.
Intel processor numbers are not a measure of perfor manc e. Pro ces so r num be r s differ entiate features within each processor family, not across different
processor families. See http://www.intel.com/products/processor_number for details.
This document contains information on products in the design phase of development. The information here is subject to change without notice. Do not
finalize a design with this information.
The I/O Control Hub (ICH8 ) may c ontai n des ign de fects o r er rors kno wn as er r ata whi ch ma y caus e the p ro duct to d evia te from p ub lished specifications.
Current characterized errata are available on request.
Hyper-Threading Technology requir es a computer syste m with an Intel
chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. See http://www.intel.com/
products/ht/Hyperthreading_more.htm for addition a l information.
®
Pentium® 4 processor supporting HT T echnology and a HT Technology enabled
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:
Intel Corporation
P.O. Box 5937
Denver, CO 80217-9808
or call in North Amer ica 1-800-548-4725, Europe 44-0-1793-431-155, France 44-0-1793-421-777, Germany 44-0-1793-421-333, other Countries 708296-9333.
Intel and Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.
*Other names and brands may be claimed as the property of others.
Copyright © 2008, Intel Corporati on. All Rig ht s R es er ve d .
2
NVM Information Guide—ICH8
Contents
1.0 Non-Volatile Memory (NVM)......................................................................................5
1.1 Introduction .......................................................................................................5
1.2 NVM Programming Procedure Overview.................... .... ........................... ...............5
1.3 EEUPDATE Utility.................................................................................................7
1.3.1 Command Line Parameters....................... ... ........................... ...................7
1.4 LAN NVM Format and Contents..............................................................................8
1.4.1 Ethernet Individual Address (Words 00h - 02h) .......... .......................... ........9
1.4.2 Reserved (Word 03h)................................................................................9
1.4.3 Reserved (Word 04h).............................................................................. 10
1.4.4 Image Version Information (Word 05h) ..................................................... 10
1.4.5 Reserved (Word 06h).............................................................................. 10
1.4.6 Reserved (Word 07h).............................................................................. 10
1.4.7 PBA Low, PBA High (Words 08h and 09h) .................................................. 10
1.4.8 PCI Initialization Control (Word 0Ah)......................................................... 11
1.4.9 Subsystem ID (Word 0Bh).......................................................................11
1.4.10 Subsystem Vendor ID (Word 0Ch)............................................................ 11
1.4.11 Device ID (Word 0Dh)............................................................................. 12
1.4.12 Vendor ID (Word 0Eh) ................................ ........................... ................. 12
1.4.13 Device Rev ID (word 0Fh) .......................................................................12
1.4.14 LAN Power Consumption (Word 10h) ........................................................ 12
1.4.15 Shared Initialization Control (Word 13h).................................................... 13
1.4.16 Extended Configuration Word 1 (Word 14h) ............................................... 14
1.4.17 Extended Configuration Word 2 (Word 15h) ............................................... 14
1.4.18 Extended Configuration Word 3 (Word 16h) ............................................... 14
1.4.19 LED 1 Configuration and Power Management (Word 17h)............................. 15
1.4.20 LED 0 and 2 Configuration Defaults (Word 18h).......................................... 16
1.4.21 Future Initialization Word 1 (Words 19h) ................................................... 17
1.4.22 Future Init Word 2 (Word 1Ah)................................................................. 17
1.4.23 PXE Words (Words 30h - 3Eh)..................................................................18
1.4.24 Checksum (Word 3Fh) ............................................................................ 22
A ICH8 NVM Contents and Sample Images.................................................................. 23
A.1 82566DM NVM Image with ICH8 ......................................................................... 24
A.2 82566MM NVM Image with ICH8M ....................................................................... 25
A.3 82566MC NVM Image with ICH8.... .... .......................... ........................... ............. 26
A.4 82562V NVM Image with ICH8 ............................................................................ 27
Tables
1 LAN NVM Address Map................ ........................... .... .......................... .... ...................8
2 Ethernet Individual Address (Words 00h - 02h)..............................................................9
3 Reserved (Word 03h) .......... ... ........................... ........................... ... ...........................9
4 Reserved (Word 04h) .......... ... ........................... ........................... ... ......................... 10
5 Image Version Information (Word 05h)...................................................................... 10
6 Reserved (Word 06h) .......... ... ........................... ........................... ... ......................... 10
7 Reserved (Word 07h) .......... ... ........................... ........................... ... ......................... 10
8 PCI Initialization Control Word (Word 0Ah) .................................................................. 11
9 Device IDs for Intel
10 LAN Power Consumption (Word 10h) ................... ........................... ... ......................... 12
11 Shared Initialization Control (Word 13h) ..................................................................... 13
12 Extended Configuration Word 1 (Word 14h)................................................................. 14
13 Extended Configuration Word 2 (Word 15h)................................................................ 14
®
Platform LAN Connects ............................................................... 12
3
ICH8—NVM Information Guide
14 Extended Con fi gur ati on Word 3 (Word 16h) .................................. .... ..........................14
15 LED 1 Configuration and Power Management (Word 17h)...............................................15
16 LED Modes ..............................................................................................................16
17 LED 0 and 2 Configuration Defaults (Word 18h)............................................................16
18 Boot Agent Main Setup Options ..................................................................................18
19 Boot Agent Configuration Custo m iz ati on Optio ns (Word 31h)............ .......................... ....20
20 Boot Agent Configuration Custo m iz ati on Optio ns (Word 32h)............ .......................... ....21
21 IBA Capabilities........................................................................................................22
22 LAN NVM Contents....................................................................................................23
Revision History
Rev Rev Date Description
2.8 Jan 2008
2.7 Oct 2007 Updated word 19h bit descriptions. Removed section 1.5.
2.6 April 2007 Updated Table 15 (bits 13:12 description) and Table 24 (word 0Fh).
2.5 April 2007 R emov ed all references to ICH9. Minor edit all sections.
2.4 Jan 2007
2.3 Jan 2007 Added ICH9 and 82567 NVM information.
2.2 Oct 2006 Added device IDs for the 82562G and 82562GT 10/100 Mb/s Platform LAN Connects.
2.1 July 2006 Changed bit 1 of word 13h to 0b.
2.0 June 2006
1.75 April 2006 Updated bit descriptions for words 13h, 14h, and 19h.
1.5 Feb 2006
1.0 Dec 2005
0.75 July 2005 Initial release (Intel Secret).
Updated bit descriptions for words 0Fh, 13h, 14h, 15h, 16h, 32h, and 33h.
Updated NVM images in Appendix A.
Updated sections 1.2, 1.4.6, 1.4.13, 1.4.14, 1.4.19, and 1.4.20.
Added sections 1.4.25.1 through 1.4.25.4 (PXE words 30h through 33h).
Initial public release.
Added new LAN Word Offset 19h description to Tables 1 and 17.
Added new EEPROM images to Appendix A.
Updated bit defaults and descriptions to Tables 9, 10, 13, 15, and 16.
Initial Intel Confidential release.
Converted this to a stand-alone document. Previously, it was AP-478 Addendum.
Added Section 1.1, ”NVM Programming Procedure Overview,” and Section 1.2,
”EEUPDATE Utility.”
Updated the following sections:
Section 2.12, ”Shared Initialization Control (Word 13h),” bits 10 and 0
Section 2.13, ”Extended Configuration Word 1 (Word 14h),” bits 15, 14, and 11:0
Section 2.14, ”Extended Configuration Word 2 (Word 15h),” bits 15:8
Section 2.15, ”Extended Configuration Word 3 (Word 16h)”
Section 2.16, ”LED 1 Configuration and Power Management (Wo rd 17h),” bit 7
Section 2.17, ”LED 0 and 2 Configuration Defaults (Word 18h),” bit 7
Section 2.18, ”Future Initialization Word 1 (Words 19h)”
Section 2.20, ”Checksum (Word 3Fh)”
Appendix A.1 ”82566DM NVM Image with ICH8”
Appendix A.3 ”82562V NVM Image with ICH8”
Updated Section 2.12, ”Shared Initialization Control (Word 13h),” Table 9 to add the
Ext Pwr Polarity bit.
Added the 82566 NVM image to A.1 ”82566DM NVM Image with ICH8.”
4
ICH8—NVM Information Guide
1.0 Non-Volatile Memory (NVM)
1.1 Introduction
The document is intended for designs using the 10/100/1000 Mb/s LAN controller that
is integrated into the Intel
The NVM space is used for hardware and software configuration. It is also read by
software to determine and configure specific design features.
Unless otherwise sp ec ified, all numbers in this document use the f ollowing numbering
convention:
• Numbers that do not have a suffix are decimal (base 10).
• Numbers with a suffix of “h” are hexadecimal (base 16).
• Numbers with a suffix of “b” are binary (base 2).
®
I/O Control Hub 8 (ICH8) device.
1.2 NVM Programming Procedure Overview
The LAN NVM shares space on an SPI Flash device (or devices) along with the BIOS,
Manageability Firmware, and a Flash Descriptor Region. It is programmed through the
ICH8. This combi ned image is show n in Figure 1. The Flash Descriptor Region is used to
define vendor specific information and the location, allocated space, and read and write
permissions for each region. The Manageability (ME) Region contains the code and
configuration data for ME functions such as Intel
and Advanced Fan Speed Control. The system BIOS is contained in the BIOS Region.
The ME Region and BIOS Region are beyond t he scope of this document and a more
detailed explanation of these areas can be found in the Intel
(ICH8) Family External Design Specification (ICH8 EDS) . This document describes the
LAN image contained in the Gigabit Ethernet (GbE) region. Fast Ethernet (82562V)
images are also described.
®
Active Management Technology , ASF,
®
I/O Controller Hub 8
5
Flash Descriptor
Region
Region
BIOS
Region
ME
Region
GbE
NVM Information Guide—ICH8
1
2
3
0
Figure 1. LAN NVM Regions
To access the NVM, it is essential to correctly setup the following:
1. A valid Flash Descriptor Region must be present. Details for the Flash Descriptor
Region are contained in the ICH8 EDS. The
method of configuring this descriptor region. This process is described in detail in
the Intel
FTOOL.exe and the Intel
can be obtained as part of the Intel A c tive Client Manager kit on ARMS
(https://platformsw.intel.com/) or by contacting your local Intel representative.
2. The GbE region must be part of th e original image flashed onto the part.
3. For Intel LAN tools and drivers to work correctly, the BIOS must set the VSCC
register(s) correctly. This information is described in ICH8 EDS, section 24.1.
4. The GbE region of the NVM must be accessible. To keep this region accessible, the
Protected Range reg ister of the GbE LAN Memory Mapped Con fi guration registers
must be set to their default value of 0000 0000h. (The GbE Protected Range
registers are described in the ICH8 EDS).
5. If you are using the 82566, the ICH8 soft strap for the GLCI interface must be set
correctly . Bit 19 of STRP0 must be set to 1b (as described in the ICH8 EDS). F or the
82562V, this bit can be set to 0b, since it does not us e the GLCI bus.
®
Active Management Technology OEM Bring-Up Guide.
®
Active Manageme nt Technology OEM Bring-Up Gu ide
FTOOL.exe utility provi des the easiest
6
ICH8—NVM Information Guide
6. The sector size of the NVM must equal 256 bytes, 4 KB, or 64 KB. When a Flash
device that uses a 64 KB sector erase is used, the GbE region size must equal
128 KB. If the Flash part uses a 4 KB or 25 6-byte sect or erase, then the GbE region
size must be set to 8 KB.
The NVM image contains both static and dynamic data. The static data is the basic
platform configuration, and includes OEM specific configuration bits as well as the
unique Printed Circuit Board Assembly (PBA). The dynamic data holds the product’s
Ethernet Individual Address (IA ) and C he c ksum. This file can be created in a simple
text editor and follows the format shown in Appendix A, whic h provides examples of
GbE Region NVM maps for ICH8-based designs. Fast Ethernet (82562V) images are
also provided.
1.3 EEUPDATE Utility
Intel has created an EEUPD ATE utility that can be us ed to up date the GbE region
images during in -circu it pro gr amming. T he too l uses t wo b asic d ata fil es outli ned i n the
following sect io n ( sta tic data file and IA addres s file). The EEUPDATE utility is flexible
and can be used to update the entire GbE region image or only the IA address of the
LAN controller. In addition, it also corrects the GbE component checksum field after the
region is modified (FTOOL does not have this ability). For more information on how to
use EEUPDATE, refer to the
utility.
eeupdate.txt file that is included with the EEUPDATE
To obtain a copy of this program, contact your Intel repres entative.
1.3.1 Command Line Parameters
The DOS command format is as follows:
EEUPDATE Parameter_1 Parameter_2
where:
Parameter_1 = /D or /A
/D is used to update the entire GbE region image.
/A is used to update just the Et hernet Individual Address.
Parameter_2 = filename
In Example 1, Pa rameter_2 is
a specific format used to update the complete GbE region. All comments in the
file must be preceded by a semicolon (;).
Example 1. EEUPDATE /D file1.eep
In Example 1, Parameter 2 is
EEUPDATE utility finds the first unused address from this file and uses it to update the
NVM. An address is marked used if it is followed by a date stamp. When the utility uses
a specific ad dress, a log file c alled eelog .dat is updat ed with that addre ss. This update d
file should be used as the
Appendix A provides an example of the raw GbE region contents. F a s t Ethernet
(82562V) images are also provided.
file1.eep, which c ontains the complete NVM im age in
file2.dat, which contains a list of IA addresses. The
.dat file for the next update.
.eep
7
1.4 LAN NVM Format and Contents
Table 1 lists the NVM maps for the LAN region. Each word listed is described in detail in
the following sec tions.
Table 1. LAN NVM Address Map
NVM Information Guide—ICH8
LAN
Word
Offset
00h 00
01h 02
02h 04
03h 06 Reserved SW 0800h
04h 08 Reserved SW FFFFh
05h 0A Image Version Information 1 SW
06h 0Ch Reserved SW FFFFh
07h 0Eh Reserved SW FFFFh
08h 10h PBA Low SW
09h 12h PBA High SW
0Ah 14h PCI Initialization Control Word HW-PCI
0Bh 16h Subsystem ID HW-PCI
0Ch 18h Subsystem Vendor ID HW-PCI
0Dh 1Ah Device ID HW-PCI
0Eh 1Ch Vendor ID HW-PCI
0Fh 1Eh Device REV ID HW-PCI
10h 20h LAN Power Consumption HW-PCI
11h 22h Reserved
12h 24h Reserved
13h 26h Shared Initialization Control Word
14h 28h Extended Configuration Word 1
15h 2Ah Extended Configuration Word 2
16h 2Ch Extended Configuration Wo rd 3
17h 2Eh LEDCTL 1
18h 30h LEDCTL 0 2
19h 32h Future Initialization Word 1
1Ah 34h Future Initialization Word 2
NVM
Byte
Offset
HIgh Byte (Bits 15:8) Low Byte (Bits 7:0) Used By
Ethernet Individual Address
Byte 2
Ethernet Individual Address
Byte 4
Ethernet Individual Address
Byte 6
Ethernet Individual Address
Byte 1
Ethernet Individual Address
Byte 3
Ethernet Individual Address
Byte 5
HW-
Shared
HW-
Shared
HW-
Shared
HW-
Shared
HW-
Shared
HW-
Shared
HW-
Shared
HW-
Shared
HW-
Shared
HW-
Shared
HW-
Shared
Image
Value
IA (2,1)
IA (4,3)
IA (6,5)
0000h
0000h
8
ICH8—NVM Information Guide
LAN
Word
Offset
1Bh to
2Fh
30h to
3Eh
3Fh 7Eh Software Checksum (bytes 00h through 7Dh) SW
Notes:
1. SW = Software: This is access from the network configuration tools and drivers.
2. PXE = PXE Boot Agent: This is access from the PXE Option ROM code in BIOS.
3. HW-Shared = Hardware - Shared: This is read on when the Shared Configuration is reset.
4. HW-PCI = Hardware - PCI: This is read when the PCI Configuration is reset.
NVM
Byte
Offset
32h to
5Eh
60h to
7Ch
HIgh Byte (Bits 15:8) Low Byte (Bits 7:0) Used By
Reserved
PXE Software Region PXE
1.4.1 Ethernet Individual Address (Words 00h - 02h)
The Ethernet Individual Address (IA) is a six-byte field that must be unique for each
adapter card or LOM and unique for each copy of the NVM image. The first three bytes
are vendor specific . (For example, these bytes equal 00 AA 00 or 00 A 0 C9 for Intel
products.) The last three bytes must be unique for each copy of the NVM. OEM versions
of the product m ight be requ ired t o ha ve non- Inte l ID’ s in th e fi rst thr ee by te po sitio ns.
The value from this field is loaded into the Receive Address Register 0 (RAL0/RAH0).
The Intel default is listed in Table 2.
Table 2. Ethernet Individual Address (Words 00h - 02h)
Individual Address Byte
Word 00 Word 01 Word 02
Image
Value
Manufacturer MAC Address
Intel (original) 00AA00XXYYZZh AAh 00h XXh 00h ZZh YYh
Intel (new) 00A0C9XXYYZZh A0h 00h XXh C9h ZZh YYh
Byte 2Byte 1Byte 4Byte 3Byte 6Byte
Note: The Ethernet IA is byte swapped, as listed in Table 2.
The IA bytes read from the NVM are used by the ICH8 until an IA Setup comm a nd is
issued by software. The IA defined by the IA Setup command overrides the IA read
from the NVM.
1.4.2 Reserved (Word 03h)
Table 3. Reserved (Word 03h)
Bit Name Default Description
15:12 Reserved 0000b These bits are reserved and should be set to 0000b.
11 IBA LOM 1b Must be set to 1b for Intel Boot Agent (IBA) to function correctly.
10:0 Reserved 0h These bits are reserved and should be set to 0h.
5
9
1.4.3 Reserved (Word 04h)
Table 4. Reserved (Wor d 04h )
Bit Name Default Description
15:0 Reserved FFFFh These bits are reserved a n d sh ou ld be set to FFFFh.
1.4.4 Image Version Information (Word 05h)
Table 5. Image Version Information (Word 05h)
Bit Name Default Description
15 Reserved 0b This bit is reserved and should be set to 0b.
14:12 NVM Major Version -- This field represents the LAN NVM major version number.
11:4 NVM Minor V ers ion -- This field represents the LAN NVM minor version number.
3:0 Image ID 2h
This field represents t he NVM imag e identi fication . This fiel d equals
2h (default) for the 82562V PHY and 0h for the 82566 PHY.
1.4.5 Reserved (Word 06h)
NVM Information Guide—ICH8
Table 6. Reserved (Wor d 06h )
Bit Name Default Description
15:0 Reserved FFFFh This field is reserved and should be set to FFFFh.
1.4.6 Reserved (Word 07h)
Table 7. Reserved (Wor d 07h )
Bit Name Default Description
15:0 Reserved FFFFh This field is reserved and should be set to FFFFh.
1.4.7 PBA Low, PBA High (Words 08h and 09h)
The nine digit printed board assembly (PBA ) number used for Intel manufactured
adapter cards are stored in a four-byte field. The dash and the firs t digit of the threedigit suffix are not stored.
1.4.7.1 PBA Example
If the PBA Number is “123456-003”
then word 08h = 1234h and word 09h = 5603h.
Through the course of hardware changes, the suffix field (byte 4) is incremented. The
purpose of this information is to enable customer support (or any user) to identify the
exact revision level of a product. The software device driver should not rely on this field
to identify the pr o duct or its capabili ties.
10
ICH8—NVM Information Guide
1.4.8 PCI Initialization Control (Word 0Ah)
This word contains initialization values that:
• Set defaults for some internal registers.
• Enable/d is a ble specific features.
• Determine which PCI configuration space values are loaded from the NVM.
Table 8. PCI Initialization Control Word (Word 0Ah)
Bit Name Default Description
15:13 Reserved 000b This field is reserved and should be set to 000b.
12 Reserved 1b This field is reserved and should be set to 1b.
11:8 Reserved 0000b These bits are reserved and should be set to 0000b.
This bit is used as an auxiliary power indication. It is used in
conjunction with the PM Enable bit.
7AUX PWR 1b
6PM-Ena 1b
5:3 Reserved 00b This bit is reserved and should be set to 00b.
2APM Enable 1b
1 Load Subsystem IDs 1b
Load Ven dor/Devi ce
0
IDs
1b
0b = D3cold wake-up is not advertised.
1b = D3cold wake-up is advertised in the PMC register of the PCI
function if the PM Enable bit is also set.
This bit enables the assertion of a PME in the PCI function at any
power state.
0b = PME functionality is disabled.
1b = PME functionality is enabled.
This bit affects the advertised PME_Support indication in the PMC
register of the PCI function.
When APM Enable is set, both the PHY (82566 or 82562V) and
the MAC should be initialized to a functional state following power
up.
0b = APM functionality is disabled.
1b = APM functionality is enabled.
Note: This is a reserved bit for the ICH8 (B1 stepping).
0b = Device loads the def a ul t P CI Subsystem ID and Subsystem
Vendor ID.
1b = Device loads its PCIe* Subsystem ID and Subsystem Vendor
ID from the NVM (words 0Bh and 0Ch).
0b = Device loads the default PCI Vendor and Device IDs.
1b = Device loads the default values for PCI Vendor and Device IDs
from the NVM (words 0Dh and 0Eh).
1.4.9 Subsystem ID (Word 0Bh)
If Load Subsystem IDs bit of word 0Ah is set to 1b, this word is read in to initialize the
Subsystem ID . The Subsystem ID default val ue is 0000h.
1.4.10 Subsystem Vendor ID (Word 0Ch)
If Load Subsystem IDs bit of word 0Ah is set to 1b, this word is read in to initialize the
Subsystem Vendor ID. The Subsystem Vendor ID default valu e is 8086h.
11
1.4.11 Device ID (Word 0Dh)
If the Load Vendor/De vice IDs bit in word 0Ah is s et t o 1b, this w ord is read to init ializ e
the Device ID of the LAN function.
NVM Information Guide—ICH8
Table 9. Device IDs for Intel
Device ID Adapter
1049h Intel® 82566MM Gigabit Ethernet Controller
104Ah Intel® 82566DM Gigabit E thern e t Controller
104Dh Intel® 82566MC Gigabit Ethernet Controller
104Ch Intel® 82562V 10/100 Mb/s Platform LAN Connect Device
®
Platform LAN Connects
1.4.12 Vendor ID (Word 0Eh)
If the Load Vendor/Device IDs bit in word 0Ah is set to 1b, this word is read to initialize
the Vendor ID. The default Vend or ID value is 8086h.
1.4.13 Device Rev ID (word 0Fh)
Bit Name Default Description
15:0 Reserved 00h Reserved
1.4.14 LAN Power Consumption (Word 10h)
This word is only relevant when power management is enabled.
Table 10. LAN Power Consumption (Word 10h)
Bit Name Default Description
15:8
7:5 Reserved 000b These bits are reserved and should be set to 000b.
4:0
LAN D0
Power
LAN D3
Power
0Dh for 82566
04h for 82562V
00001b for 82566
00010b for 82562V
The value in this field is reflected in the PCI Power Management
Data Register of the LAN function for D0 power consumption and
dissipation (Data_Select = 0 or 4). Power is defined in 100 mW
units and includes the external logic required for the LAN function.
The value in this field is reflected in the PCI Power Management
Data Register of the LAN function for D3 power consumption and
dissipation (Data_Select = 3 or 7). Power is defined in 100 mW
units and includes the external logic required for the LAN function.
The most significant bits in the Data Register that reflects the
power values are padded with zeros.
12
ICH8—NVM Information Guide
1.4.15 Shared Initialization Control (Word 13h)
This word controls general initialization values.
Table 11. Shared Initialization Control (Word 13h)
Bit Name Default Description
Valid Indication
This is a 2-bit field indicating whether a valid NVM is present to the
MAC. If this field does not equal 10b , t he M AC do es not read the
15:14 SIGN 10b
13:11 Reserved 010b These bits are reserved and should be set to 010b.
10 Reserved 1b Reserved. Always set to 1b.
9PHY PD Ena 1b
8 Reserved 0b This bit is reserved and should be set to 0b.
7:6 PHYT 00b
5 Reserved 0b Reserved. M u st b e se t t o 0b.
4FRCSPD 0b
3FD 0b
2 CLK_CNT_1_16 1b
1 CLK_CNT_1_4 0b
Dynamic Clock
0
Gating
1b
NVM data and uses default values for device configuration.
00b = Invalid NVM.
01b = Invalid NVM.
10b = Valid NVM p r esent.
11b = Invalid NVM.
For ICH8 designs that support an ACBS implementation using LAN
Power Control (LAN_PHYPC), this bit enables or d isables PHY power
down.
0b = PHY power down feature is disabled.
1b = PHY power down feature is enabled to powe r down a t DMof f/
D3 without Wake on LAN.
This bit is loaded to the PHY Power Down Enable bit in the
CTRL_EXT register.
This field indicates the PHY device type.
00b = 82566 PHY - GLCI mode
01b = Reserved
10b = 82562V PHY - PCIe mode, LCI mode
11b = Reserved
This field is reflected in the PHYTYPE field in the Status register.
Force Speed Enable
0b = Normal operation.
1b = Use ICH8 speed.
Force Duplex
0b = Normal operation.
1b = Use ICH8 speed.
This bit is loaded to the CTRL_EXT.EnaKumCK16 bit and enables
the reduction of the internal JCLK to one-sixteenth of the external
NJCLK at the GLCI interface in Gigabit Ethernet mode.
0b = Reduction is disabled.
1b = Reduction is enabled.
This bit enables the automatic reduction of DMA frequency. It is
mapped to STA TU S[31].
0b = Automatic reduction disabled.
1b = Automatic reduction enabled.
Dynamic Clock Gating
0b = Disable.
1b = Enable.
13
1.4.16 Extended Configuration Word 1 (Word 14h)
Table 12. Extended Configuration Word 1 (Word 14h)
Bit Name Default Description
15 Reserved 0b Reserved. Must be set to 0b.
14 Reserved 1b
13 Reserved 1b Set this field to 0b.
12 OEM Write Enable 1b
11:0
Extended
Configuration
Pointer
020h
1b = ICH8 (B0/B1 stepping).
0b = ICH8 (A0 stepping).
OEM Write Enable
0b = Disable.
1b = Enable.
Set this field to 0b.
This field defines the base addr ess (i n Dwords) of the extended
configuration area in the NVM. It should equal a non-zero value.
1.4.17 Extended Configuration Word 2 (Word 15h)
Table 13. E xte nded Configuration Word 2 (Word 15h)
NVM Information Guide—ICH8
Bit Name Default Description
This field identifies th e size (in Dwords) of the extended PHY
15:8
7:0 Reserved 00h These bits are reserved and should be set to 00h.
Extended PHY
Length
37h
configuration area.
For the 82566 PHY, if the extended PHY configuration area is
disabled, the length must be set to 37h.
1.4.18 Extended Configuration Word 3 (Word 16h)
Table 14. E xte nded Configuration Word 3 (Word 16h)
Bit Name Default Description
15:0 Reserved 00h These bits are reserved and should be set to 00h.
14
ICH8—NVM Information Guide
1.4.19 LED 1 Configuration and Power Management (Word 17h)
This field specifies the default values for the LEDCTL register fields controlling the LED1
(LINK_1000) outp ut behav iors and th e OEM fi elds def ining the P HY power management
parameters loaded to th e PHY_CTRL register.
Table 15. LED 1 Configuration and Powe r Manage ment (Word 17h)
Bit Name Default Description
15 B2B Enable 1b
14 GbE Dis able 0b
13:12 Reserved 00b These bits are reserved and should be set to 00b.
GbE Disable in non-
11
D0a
LPLU Enable in non-
10
D0a
9LPLU Enable 0b
8SPD Enable 1b
7 LED1 Blink 0 b
6 LED1 Invert 0b
5 LED1 Blink Mode 0b
4Filtered ACT LED0b
3:0 LED1 Mode 0111b
1b
1b
This bit enables Smart Power Down in back-to-back link setup.
0b = B2B disabled.
1b = B2B enabled.
GbE Disable (in all power states)
0b = GbE enabled.
1b = GbE disabled.
GbE Disable (in all power states except D0a)
0b = GbE enabled.
1b = GbE disabled.
The Low Power Link Up enables link at the lowest speed supported
by both link partners in non-D0a states. This bit must be set if
LPLU Enable bit is set.
0b = Low Power Lin k Up is disabled.
1b = Low Power Link Up is enabled in all non-D0a states.
The Low Power Link Up enables link at the lowest speed supported
by both link partners in all power states. This bit enables a
decrease in link speed in all power states.
0b = Low Power Lin k Up is disabled.
1b = Low Power Link Up is enabled in all power stat es .
0b = PHY Smart Power Down mode is disabled.
1b = PHY Smart Power Down mode is enabled.
This bit indicates the initial value of the LED1_BLINK field.
0b = LED1 is non-blinking (recommended).
1b = LED1 is blinking.
This bit indicates the initial value of th e LED1_IVRT field.
0b = LED1 has an active low output.
1b = LED1 has an active high output.
This bit defines the LED1 blink mode:
0b = Blink at 200 ms on and 200 ms off.
1b = Blink at 83 ms on and 83 ms off.
This field should be identical to LED0 Blink Mode.
Enable Filtered Activity LED (while operating with the 82562V)
When set to 0b, the activity LED is activated by the PHY.
When set to 1b, the activity LED is driven by Tx activity or Rx
traffic that match any of the MAC's MAC addresses.
For the 82566, this bit is reserved and should be set to 0b.
These bits represent the initial value of the LED1_MODE field,
which specifies the event, state, or pattern displayed on LED1
(LINK_1000) output. Table 16 defines the values for LED1 Mode.
A value of 0111b indicates that a 1000 Mb/s link is established and
maintained.
The following table l ists the LED modes defined in bit s 3: 0 of this word.
15
Table 16. LED Modes
NVM Information Guide—ICH8
Mode (Bits
3:0)
0000b LINK_10/1000
0001b LINK_100/1000
0010b LINK-UP Asserted when any speed link is established and maintained.
0011b FILTER_ACTIVITY
0100b LINK/ACTIVITY
0101b LINK_10 Asserted when a 10 Mb/s link is established and maintained.
0110b LINK_100 Asserted when a 100 Mb/s link is established and maintained.
0111b LINK_1000 Asserted when a 1000 Mb/s link is established and maintained.
1000b Reserved Re served.
1001b FULL_DUPLEX Asserted when the link is configured for full duplex operation.
1010b COLLISION Asserted when a collision is observed.
1011b ACTIVITY
1100b BUS_SIZE Asserted when the MAC detects a 1-lane PCIe* connection.
1101b PAUSED Asserted when the MAC transmitter is flow controlled.
1110b LED_ON Always asserted.
1111b LED_OFF Always de-asserted.
Selected Mode Source Indication
Asserted when either 10 Mb/s or 1000 Mb/s link is established
and maintained.
Asserted when either 100 Mb/s or 1000 Mb/s link is
established and maintained.
Asserted when link is established and packets are being
transmitted or received that passed MAC filtering.
Asserted when link is established and when there is no
transmit or receive activity.
Asserted when link is established and packets are being
transmitted or received.
1.4.20 LED 0 and 2 Configuration Defaults (Word 18h)
This NVM word specifies the hardware d efaults for the LEDCTL register fields controlling
the LED0 (LINK/ACTIVI T Y) and LED2 (LINK_100) outp ut behaviors.
Table 17. LED 0 and 2 Configuration Defaults (Word 18h)
Bit Name Default Description
This bit indicates the initial value of the LED2_BLINK field.
15 LED2 Blink 0b
14 LED2 Invert 0b
13 LED2 Blink Mode 0b
12 Reserved 0b This bit is reserved and should be set to 0b.
11:8 LED2 Mode 0110b
0b = LED2 is non-blinking.
1b = LED2 is blinking.
This bit indicates the initial value of the LED2_IVRT field.
0b = LED2 has an active low output.
1b = LED2 has an active high output.
This bit defines the LED2 blink mode:
0b = Blink at 200 ms on and 200 ms off.
1b = Blink at 83 ms on and 83 ms off.
Note: This field should be identical to the LED0 Blink Mode.
These bits represent the i n i ti a l val u e of the LED2_MO DE field,
which specifies the event, state, or pattern displayed on LED2
(LINK_100) output. A value of 0110b causes this to indicate
100 Mb/s operation.
16
ICH8—NVM Information Guide
Table 17. LED 0 and 2 Configuration Defaults (Word 18h)
Bit Name Default Description
7 LED0 Blink 1b
6 LED0 Invert 0b
5 LED0 Blink Mode 0b
4 Reserved 0b This bit is reserved and should be set to 0b.
3:0 LED0 Mode 0100b
This bit indicates the initial value of the LED0_BLINK field.
0b = LED0 is non-blinking (recommended).
1b = LED0 is blinking.
This bit indicates the initial value of th e LED0_IVRT field.
0b = LED0 has an active low output.
1b = LED0 has an active high output.
This bit define the LED0 blink mode:
0b = Blink at 200 ms on and 200 ms off.
1b = Blink at 83 ms on and 83 ms off.
Note: This field initializes the GLOBAL_BLINK_MO D E fi e l d i n the
LEDCTL register.
These bits represent the initial value of the LED0_MODE field,
which specifies the event, state, or pattern displayed on LED0
(Link/Activity) output. Table 16 defines the values for LE D 0 Mo de .
Table 16, “LED Modes” above summarizes the LED modes defined in bits 3:0 of this
word.
1.4.21 Future Initialization Word 1 (Words 19h)
Bit Name Default Description
This field is loaded to bits 15:0 of the FEXTNVM register.
15:0 Reserved X
For th e 82562V, must be set to 301h.
For 82566 SKUs that include ACBS, must be set to 181h.
For 82566 SKUs without ACBS, must be set to 301h.
1.4.22 Future Init Word 2 (Word 1Ah)
Bit Name Default Description
Reserved
This field is loaded to bits 15:0 of the FEXTNVM register.
15:0 Reserved X
For ICH8, set these bits to 0800h.
For ICH8M:
All 82566 SKUs that include ACBS, must be set to 0803h.
All 82566 SKUs without ACBS, must be set to 2803h.
17
1.4.23 PXE Words (Words 30h - 3Eh)
Words 30h th rou gh 3E h (b yt es 60 h thro ug h 7Dh) ha v e been res erv ed for conf igu r ati on
and version values to be used by PXE code.
1.4.23.1 Boot Agent Main Setup Options (Wor d 30h)
The boot agent softwa re c onfiguration is controlled by the N VM w ith the main setup
options stored in word 30h. These options are those that can be changed by us ing the
Control-S setup menu or by using the IBA Intel Boot Agent utility. Note that these
settings only apply to Boot Agent software.
Table 18. Boot Agent Main Setup Options
Bit Name Description
PXE Presence.
Setting this bit to 0b Indicates that the image in the Flash contains a
PXE image.
15 PPB
14 EPB
13 Reserved Reserved for future use. This bit must be set to 0b.
12 FDP
11:10 FSP
9 Reserved
8DSM
Setting this bit to 1b indicates that no PXE image is contained.
The default for this bit is 0b for backwards compatibility with existing
systems already in the field.
If this bit is set to 0b, EEPROM word 32h (PXE Version) is valid. When
EPB is set to 1b and this bit is set to 0b, indicates that both images are
present in the Flash.
EFI Presence.
Setting this bit to 1b Indicates that the image in the Flash contains an
EFI image.
Setting this bit to 0b indicates that no EFI image is contained.
The default for this bit is 0b for backwards compatibility with existing
systems already in the field.
If this bit is set to 1b, EEPROM word 33h (EFI Version) is valid. When
PPB is set to 0b and this bit is set to 1b, indicates that both images
(PXE and EFI) are present in the F lash.
Force Full Duplex.
Set this bit to 0b for half duplex and 1b for full duplex.
Note that this bit is a don’t care unless bits 10 and 11 are set.
Force Speed.
These bits determine speed.
01b = 10 Mb/s
10b = 100 Mb/s
11b = Not allowed.
All zeros indicate auto-negotiate (the current bit state).
Note that bit 12 is a don’t care unless these bits are set.
Reserved
Set this bit to 0b.
Display Setup Message.
If this bit is set to 1b, the "Press Control-S" message appears after the
title message.
The default for this bit is 1b.
NVM Information Guide—ICH8
18
ICH8—NVM Information Guide
Bit Name Description
7:6 PT
5 Reserved Reserved
4:3 DBS
2 Reserved Reserved
1:0 PS
Prompt Time. These bits control how long the "Press Control-S" setup
prompt message appears, if enable d by D IM.
00b = 2 seconds (default)
01b = 3 seconds
10b = 5 seconds
11b = 0 seconds
Note that the Ctrl-S message does not appear if 0 seconds prompt time
is selected.
Default Boot Selection. These bits select which device is the default
boot device. These bi ts are o nly used if the ag ent det ects th at the BIOS
does not support boot order selection or if the MODE fiel d of w ord 31h
is set to MODE_LEGACY.
00b = Network boot, then local boot
01b = Local boot, then network boot
10b = Network boot only
11b = Local boot only
Protocol Select. These bits select the boot pr otocol.
00b = PXE (default value)
01b = RPL protocol
Other values are undefined.
1.4.23.2 Boot Agent Configuration Customization Op tions (Word 31h)
Word 31h contains settings that can be programmed by an OEM or network
administrator to customize the operation of t he software. These settings cannot be
changed from wi thin the Control-S setup menu or the IBA Intel Boot Agent utilit y. The
lower byte contains sett ings that would typically be configured by a network
administrator using the Intel Boot Agent utility; these settings generally control which
setup menu opti ons ar e c ha n geable. The upper byte are generally settings tha t would
be used by an OEM to control the operation of the agent in a LOM environment,
although there is nothing in the agent to prevent their use on a NIC implementation.
19
NVM Information Guide—ICH8
Table 19. Boot Agent Configuration Customization Options (Word 31h)
Bit Name Description
15:14 SIG
13:11 Reserved Reserved for future use. All bits must be set to 0b.
10:8 MODE
7:6 Reserved Reserved for future use. These bits must be set to 0b.
5DFU
4DLWS
3DBS
Signature. These bits must be set to 01b to indicate that this word has
been programmed by the agent or other configuration software.
Selects the agent's boot order setup mo de . This fiel d cha n ges the
agent's default behavior in order to make it compatible with systems
that do not completely support the BBS and PnP Expansion ROM
standards. Valid values and their meanings are:
000b = Normal behavior. The agent attempts to detect BBS and PnP
Expansion ROM support as it normally does.
001b = Force Legacy mode. The agent does not attempt to detect BBS
or PnP Expansion ROM supports in the BIOS and assumes the BIOS is
not compliant. The BIOS boot order can be changed in the Setup Menu.
010b = Force BBS mode. The agent assumes the BIOS is BBScompliant, even though it may not be detected as such by the agent's
detection code. The BIOS boot order CANNOT be changed in the Setup
Menu.
011b = Force PnP Int18 mode. The agent assumes the BIOS allows
boot order setup for PnP Expansion ROMs and hooks interrupt 18h (to
inform the BIOS that the agent is a bootable device) in addition to
registering as a BBS IPL device. The BIO S boot orde r CANNOT be
changed in the Setup Menu.
100b = Force PnP Int19 mode. The agent assumes the BIOS allows
boot order setup for PnP Expansion ROMs and hooks interrupt 19h (to
inform the BIOS that the agent is a bootable device) in addition to
registering as a BBS IPL device. The BIO S boot orde r CANNOT be
changed in the Setup Menu.
101b = Reserved for future use. If specified, treated as value 000b.
110b = Reserved for future use. If specified, treated as value 000b.
111b = Reserved for future use. If specified, treated as value 000b.
Disable Flash Update.
If set to 1b, no updates to the Flash image using PROSet is allowed.
The default for this bit is 0b; allow Flash image updates using PROSet.
Disable Legacy Wakeup Support.
If set to 1b, no changes to the Legacy OS Wakeup Support menu
option is allowed.
The default for this bit is 0b; allow Legacy OS Wakeup Support menu
option changes.
Disable Boot Selection.
If set to 1b, no changes to the boot order menu option is allowed.
The default for this bit is 0b; allow boot order menu option changes.
20
ICH8—NVM Information Guide
Bit Name Description
2DPS
1DTM
0DSM
Disable Protocol Select.
If set to 1b, no changes to the boot protocol is allowed.
The default for this bit is 0b; allow changes to the boot protocol.
Disable Title Message.
If set to 1b, the title message displaying the version of the boot agent
is suppressed; the Control-S message is also suppressed. This is for
OEMs who do not want the boot agent to display any messages at
system boot.
The default for this bit is 0b; allow the title message that displays the
version of the boot agent and the Control-S message.
Disable Setup Menu.
If set to 1b, no invoking the setup menu by pressing Control-S is
allowed. In this case, the EEPROM can only be changed via an external
program.
The default for this bit is 0b; allow invoking the setup menu by
pressing Control-S.
1.4.23.3 Boot Agent Configuration Customization Op tions (Word 32h)
Word 32h is used to store the version of the boot agent that is s to r ed in the Flash
image. When the Bo ot Agent lo ads, it can check thi s val ue to dete rmine if an y first -time
configuration needs to be performed. The agent then updates this word with its
version. Some diagnostic tools to report the version of the Boot Agent in th e Flash also
read this word. This word is only valid if the PPB is set to 0b. Otherwise the contents
might be undefine d.
Table 20. Boot Agent Configuration Customization Options (Word 32h)
Bit Name Description
15:12 MAJOR PXE boot agent major version. The default for these bits is 0001b.
11:8 MI NOR PXE boot agent minor version. The default for these bits is 0010b.
7:0 BUILD PXE boot agent build number. The default for these bits is 00101000b
21
1.4.23.4 IBA Capabilities (Word 33h)
Word 33h i s used t o enumer ate the bo ot techn ologie s that h ave b een pro gr ammed into
the Flash. It is up da ted by IBA configuration tools and is not updated or read by IBA.
Table 21. IBA Capabilities
Bit Name Description
15:14 SIG
13:5 Reserved Reserved for future use. All bits must be set to 0b.
4 SAN
3EFI
2 Reserved Reserved. Must be set to 0b.
1UNDI
0BC
Signature. These bits must be set to 01b to indicate that this word has
been programmed by the agent or other configuration software.
SAN capability is present in Flash.
0b = The SAN capability is not present (default).
1b = The SAN capability is present.
EFI UNDI capability is present in Flash.
0b = The RPL code is not present (defaul t ).
1b = The RPL code is present.
PXE/UNDI capability is present in Flash.
1b = The PXE base code is present (default ).
0b = The PXE base code is not present.
PXE base code is present in Flash.
0b = The PXE base code is present.
1b = The PXE base code is not present (default).
NVM Information Guide—ICH8
1.4.24 Checksum (Word 3Fh)
The Checksum word (NV M bytes 7Eh and 7Fh) is used to ensure that the base NVM
image is valid. Its value should be calculated by adding all words (00h through 3Fh)/
bytes (00h-7Eh), including the Checksum word itself. The sum, including the
Checksum, should equ al BA BA h. The in it ial v al ue befo re th e v alu es are added togeth er
should be 0000h, and the carry bit should be ignored after each addi tion. If the OEM
does not desire to calculate th e checksum, LAD programming tools and drivers will
detect if the checksum is incorrect and fix it in the image.
Note: The default image always has a checksum value of 0. The default image always has a
checksum valu e of 0b. The LAD programming tools (EEUPDAT E or LANCONF) update
the checksum wh e n the image is programm ed.
22
ICH8—NVM Information Guide
Appendix A ICH8 NVM Contents and Sample Images
This section contains a sample of raw NVM contents for the ICH8. All values for these
images are hexadecimal.
Table 22. LAN NVM Contents
Word Description
00:02h Ethernet Individual Address
03:04h Reserved
05h Image Version Informati on 1
06:07h Reserved
08:09h PBA Bytes
0Ah PCI Initialization Control Word
0Bh Subsyste m ID
0Ch Subsystem Vendor ID
0Dh Device ID
0Eh Vendor ID
0Fh Device REV ID
10h LAN Power Consumption
11:12h Reserved
13h Shared Initialization Control Word
14:16h Extended Configuration Words
17:18h LEDCTRL Words
19h Future Initialization Word 1
1Ah Future Initialization Word 2
1B:2Fh Reserved
30:3Eh PXE Software Region
3Fh Software Checksum
23
A.1 82566DM NVM Image with ICH8
0/8 1/9 2/A 3/B 4/C 5/D 6/E 7/F
8888 8888 8887 0800 FFFF 1030 FFFF FFFF
FFFF FFFF 10C7 0000 8086 104A 8086 0000
0D01 0000 0000 9605 5020 3700 0000 8D07
0684 0301 0000 0000 0000 0000 0000 0000
0000 0000 0000 0000 0000 0000 0000 0000
0000 0000 0000 0000 0000 0000 0000 0000
0100 4000 1228 4007 FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF
;
;-----------Range [0x40-0x7F]----------
6100 001F 0404 0010 6120 001F 0E02 0012
2F40 001F 901B 001B 0000 0012 2FA0 001F
NVM Information Guide—ICH8
F8F0 0012 2000 001F 10B0 0010 0000 0011
20C0 001F 249A 001D 00D3 001E 28A0 001F
04CE 0014 2F60 001F 29E4 0010 0000 001F
0140 0000 1F20 001F 1606 0010 B814 0011
012A 0015 0067 001E 1F40 001F 0065 0014
002A 0015 1F60 001F 3FB0 0012 C0FF 0016
;
;-----------Range [0x80-0xBF]----------
1DEC 0017 F9EF 0018 0210 0019 1880 001F
0003 0015 D918 0018 1780 001F 0008 0016
D008 0018 1860 001F 0800 001A 0000 001F
1340 0000 0001 0019 2F40 001F 9018 001B
0000 001F 1340 0000 6051 001F 0001 0011
6100 001F 0400 0010 0000 001F FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF
;
24
ICH8—NVM Information Guide
A.2 82566MM NVM Image with ICH8M
Note: For use with ICH8 B-1 stepping only. Image has Intel® ACBS enabled.
0/8 1/9 2/A 3/B 4/C 5/D 6/E 7/F
8888 8888 8887 0800 FFFF 2000 FFFF FFFF
FFFF FFFF 10C7 0000 8086 1049 8086 0000
0D01 0000 0000 9605 5020 3700 0000 0D07
0684 0181 0000 0000 0000 0000 0000 0000
0000 0000 0000 0000 0000 0000 0000 0000
0000 0000 0000 0000 0000 0000 0000 0000
0100 4000 1228 4007 FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF
;
;-----------Range [0x40-0x7F]----------
6100 001F 0404 0010 6120 001F 0E02 0012
2F40 001F 9018 001B 0000 0012 2FA0 001F
8B24 0011 F8F0 0012 2000 001F 01B0 0010
0000 0011 20C0 001F 249A 001D 00D3 001E
28A0 001F 04CE 0014 2F60 001F 29E4 0010
0000 001F 0140 0000 1F20 001F 1606 0010
B814 0011 012A 0015 0067 001E 1F40 001F
0065 0014 002A 0015 002A 0016 1F60 001F
;
;-----------Range [0x80-0xBF]----------
3FB0 0012 C0FF 0016 1DEC 0017 F9EF 0018
0210 0019 1880 001F 0003 0015 1780 001F
0008 0016 1780 001F D008 0018 1880 001F
D918 0018 1860 001F 0800 001A 0000 001F
0001 0019 1340 0000 6051 001F 0001 0011
6100 001F 0400 0010 0000 001F FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF
;
25
A.3 82566MC NVM Image with ICH8
0/8 1/9 2/A 3/B 4/C 5/D 6/E 7/F
8888 8888 8887 0800 FFFF 2000 FFFF FFFF
FFFF FFFF 10C7 0000 8086 104D 8086 0000
0D01 0000 0000 9605 5020 3700 0000 0D07
0684 0181 0000 0000 0000 0000 0000 0000
0000 0000 0000 0000 0000 0000 0000 0000
0000 0000 0000 0000 0000 0000 0000 0000
0100 4000 1228 4007 FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF
;
;-----------Range [0x40-0x7F]----------
6100 001F 0404 0010 6120 001F 0E02 0012
2F40 001F 9018 001B 0000 0012 2FA0 001F
NVM Information Guide—ICH8
8B24 0011 F8F0 0012 2000 001F 01B0 0010
0000 0011 20C0 001F 249A 001D 00D3 001E
28A0 001F 04CE 0014 2F60 001F 29E4 0010
0000 001F 0140 0000 1F20 001F 1606 0010
B814 0011 012A 0015 0067 001E 1F40 001F
0065 0014 002A 0015 002A 0016 1F60 001F
;
;-----------Range [0x80-0xBF]----------
3FB0 0012 C0FF 0016 1DEC 0017 F9EF 0018
0210 0019 1880 001F 0003 0015 1780 001F
0008 0016 1780 001F D008 0018 1880 001F
D918 0018 1860 001F 0800 001A 0000 001F
0001 0019 1340 0000 6051 001F 0001 0011
6100 001F 0400 0010 0000 001F FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF
;
26
ICH8—NVM Information Guide
A.4 82562V NVM Image with ICH8
0/8 1/9 2/A 3/B 4/C 5/D 6/E 7/F
8888 8888 8887 0800 FFFF 1002 FFFF FFFF
FFFF FFFF 10C7 0000 8086 104C 8086 0000
0402 0000 0000 9687 4020 0000 0000 0007
0684 0301 0000 0000 0000 0000 0000 0000
0000 0000 0000 0000 0000 0000 0000 0000
0000 0000 0000 0000 0000 0000 0000 0000
0100 4000 121C 4007 FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF
;
;-----------Range [0x40-0x7F]----------
0000 0000 0000 0000 0000 0000 0000 0000
0000 0000 0000 0000 0000 0000 0000 0000
FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF
;
27
Note: This page intentionally left blank.
NVM Information Guide—ICH8
28
Loading...