The SY10/100E111AE/LE are low skew 1-to-9 differential
drivers designed for clock distribution in mind. The SY10/
100E111AE/LE's function and performance are similar to
the popular SY10/100E111, with the improvement of lower
jitter and the added feature of low voltage operation. It
accepts one signal input, which can be either differential or
single-ended if the VBB output is used. The signal is fanned
out to 9 identical differential outputs. An enable input is
also provided such that a logic HIGH disables the device by
forcing all Q outputs LOW and all Q outputs HIGH.
The E111AE/LE is specifically designed, modeled and
produced with low skew as the key goal. Optimal design
and layout serve to minimize gate to gate skew within a
device, and empirical modeling is used to determine process
control limits that ensure consistent tpd distributions from
lot to lot. The net result is a dependable, guaranteed low
skew device.
To ensure that the tight skew specification is met it is
necessary that both sides of the differential output are
terminated into 50Ω, even if only one side is being used. In
most applications, all nine differential pairs will be used
and therefore terminated. In the case where fewer that
nine pairs are used, it is necessary to terminate at least the
output pairs on the same package side as the pair(s) being
used on that side, in order to maintain minimum skew.
Failure to do this will result in small degradations of
propagation delay (on the order of 10-20ps) of the output(s)
being used which, while not being catastrophic to most
designs, will mean a loss of skew margin.
The E111AE/LE, as with most other ECL devices, can
be operated from a positive VCC supply in PECL mode.
This allows the E111AE/LE to be used for high performance
clock distribution in +5V/+3.3V systems. Designers can
take advantage of the E111AE/LE's performance to
distribute low skew clocks across the backplane or the
board. In a PECL environment, series or Thevenin line
terminations are typically used as they require no additional
power supplies. For systems incorporating GTL, parallel
termination offers the lowest power by taking advantage of
the 1.2V supply as terminating voltage.
1. Parametric values specified at:5 volt Power Supply Range100E111AE Series:+4.2V to +5.5V.
2. These values are for VCC = 5V. Level specifications will vary 1:1 with VCC.
(2)
10EL 3920—41103980—41604020—41904090—4280
100EL 3915—41203975—41203975—41203975—4120
(2)
10EL 3050—33503050—33703050—33703050—3405
100EL 3170—34503190—33803190—33803190—3380
(2)
10EL 3770—41103830—41603870—41903940—4280
100EL 3835—41203835—41203835—41203835—4120
(2)
10EL 3050—35003050—35203050—35203050—3555
100EL 3190—35253190—35253190—35253190—3525
10EL 3.57—3.703.62—3.733.65—3.753.69—3.81
100EL 3.62—3.743.62—3.743.62—3.743.62—3.74
10EL0.5——0.5——0.5——0.3——
100EL0.5——0.5——0.5——0.5——
10EL——66——66——66——66
100EL——66——66——66——78
10E111AE Series+4.75V to +5.5V.
mV
mV
mV
mV
3
Page 4
Micrel
ClockWorks™
SY10E111AE/LE
SY100E111AE/LE
AC ELECTRICAL CHARACTERISTICS
(1)
VEE = VEE (Min.) to VEE (Max.); VCC = GND
TA = –40°CTA = 0°CTA = +25°CTA = +85°C
SymbolParameterMin. Typ.Max.Min. Typ.Max.Min. Typ.Max. Min. Typ.Max.Unit
t
PLHPropagation Delay to Outputps
tPHLIN (differential)
IN (single-ended)
(4)
Enable
Disable
t
skewWithin-Device Skew
Part-to-Part Skew (Diff.)——250——200——200——200
tSSet-up Time, EN to IN
tHHold Time, IN to EN
tRRelease Time, EN to IN
VPPMinimum Input Swing
VCMRCommon Mode Range
t
rRise/Fall Times200—650200—600200—600200—600ps
tf20% to 80%
NOTES:
1. Parametric values specified at:5 volt Power Supply Range100E111AE Series:-4.2V to -5.5V.
2. The differential propagation delay is defined as the delay from the crossing points of the differential input signals to the crossing point of the
differential output signals.
3. The single-ended propagation delay is defined as the delay from the 50% point of the input signal to the 50% point of the output signal.
4. Enable is defined as the propagation delay from the 50% point of a negative transition on EN to the 50% point of a positive transition on Q (or a
negative transition on Q). Disable is defined as the propagation delay from the 50% point of a positive transition on EN to the 50% point of a
negative transition on Q (or a positive transition on Q).
5. The within-device skew is defined as the worst case difference between any two similar delay paths within a single device.
6. The set-up time is the minimum time that EN must be asserted prior to the next transition of IN/IN to prevent an output response greater than
±75mV to that IN/IN transition (see Figure 1).
7. The hold time is the minimum time that EN must remain asserted after a negative going IN or a positive going IN to prevent an output response
greater than ±75mV to that IN/IN transition (see Figure 2).
8. The release time is the minimum time that EN must be de-asserted prior to the next IN/IN transition to ensure an output response that meets the
specified IN to Q propagation delay and output transition times (see Figure 3).
9. VPP (min) is defined as the minimum input differential voltage which will cause no increase in the propagation delay. The VPP (min) is AC limited
for the E111AE/LE, as a differential input as low as 50mV will still produce full ECL levels at the output.
10. VCMR is defined as the range within the VIH level may vary, with the device still meeting the propagation delay specification. the VIL level must be
such that the peak-to-peak voltage is less than 1.0V and greater than or equal to VPP (min).
For PECL operation: VCMR (max) = VCC – |VCMR (max)| and
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(9)
(10)
3 volt Power Supply Range10/100E111LE Series: -3.0V to -3.8V.
Figure 1. Set-up TimeFigure 3. Release TimeFigure 2. Hold Time
t
s
50%
75 mV
75 mV
IN
IN
EN
Q
Q
t
h
50%
75 mV
75 mV
PRODUCT ORDERING CODE
5V
OrderingPackageOperatingVEE Range
CodeTypeRange(V)
SY10E111AEJCJ28-1Commercial-4.75 to -5.5
SY10E111AEJCTRJ28-1Commercial-4.75 to -5.5
SY100E111AEJCJ28-1Commercial-4.2 to -5.5
SY100E111AEJCTRJ28-1Commercial-4.2 to -5.5
3.3V
SY10E111LEJCJ28-1Commercial-3.0 to -3.8
SY10E111LEJCTRJ28-1Commercial-3.0 to -3.8
SY100E111LEJCJ28-1Commercial-3.0 to -3.8
SY100E111LEJCTRJ28-1Commercial-3.0 to -3.8
5V
OrderingPackageOperatingVEE Range
CodeTypeRange(V)
SY10E111AEJIJ28-1Industrial-4.75 to -5.5
SY10E111AEJITRJ28-1Industrial-4.75 to -5.5
SY100E111AEJIJ28-1Industrial-4.2 to -5.5
SY100E111AEJITRJ28-1Industrial-4.2 to -5.5
3.3V
SY10E111LEJIJ28-1Industrial-3.0 to -3.8
SY10E111LEJITRJ28-1Industrial-3.0 to -3.8
SY100E111LEJIJ28-1Industrial-3.0 to -3.8
SY100E111LEJITRJ28-1Industrial-3.0 to -3.8
5
Page 6
Micrel
28 LEAD PLCC (J28-1)
ClockWorks™
SY10E111AE/LE
SY100E111AE/LE
Rev. 03
MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA
TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB http://www.micrel.com
This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or
other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.