Xilinx Kintex-7 FPGA KC724 GTX Transceiver User Manual
Kintex-7 FPGA KC724
GTX Transceiver
Characterization Board
User Guide
UG932 (v2.2) October 10, 2014
The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum
extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL
WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether
in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising
under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or
consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action
brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same.
Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product
specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are
subject to the terms and conditions of Xilinx’s limited warranty, please refer to Xilinx’s Terms of Sale which can be viewed at
http://www.xilinx.com/legal.htm#tos
Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk
and liability for use of Xilinx products in such critical applications, please refer to Xilinx’s Terms of Sale which can be viewed at
http://www.xilinx.com/legal.htm#tos
AUTOMOTIVE APPLICATIONS DISCLAIMER
XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING
FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A
VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE
XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES
THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF
XILINX PRODUCTS IN SUCH APPLICATIONS.
© Copyright 2012–2014 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands
included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective
owners.
; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx.
.
Revision History
The following table shows the revision history for this document.
Date Version Revision
10/10/2012 1.0 Initial Xilinx release.
7/29/2013 2.0 Updated Tab le 1-1 5 and Appendix B, Master Constraints File Listing.
12/13/2013 2.1 Updated disclaimer and copyright. Updated Ta bl e 1- 6, Ta bl e 1 -7 , Tab le 1 -8 , Tab le 1 -9 ,
Ta bl e 1 -1 0, Ta b le 1 -11 , Tab l e 1 -15 , and Ta bl e 1 -1 6.
10/10/2014 2.2 Updated first paragraph and modified vendor list in 7 Series GTX Transceiver Power
Module. Removed vendor list from References.
KC724 GTX Transceiver Characterization Board www.xilinx.com UG932 (v2.2) October 10, 2014
Table of Contents
Send Feedback
Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Chapter 1: KC724 Board Features and Operation
KC724 Board Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Detailed Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Power Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Board Power and Switch. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Onboard Power Regulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Using External Power Sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Disabling Onboard Power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Default Jumper and Switch Positions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Monitoring Voltage and Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
7 Series GTX Transceiver Power Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Active Heatsink Power Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Kintex-7 FPGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
FPGA Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
PROG_B Push Button . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
DONE LED . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
INIT LED . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
System ACE SD Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
System ACE SD Controller Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
System ACE SD Configuration Address DIP Switches. . . . . . . . . . . . . . . . . . . . . . . . . . 19
200 MHz 2.5V LVDS Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Differential SMA MRCC Pin Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
SuperClock-2 Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
User LEDs (Active High) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
User DIP Switches (Active High). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
User Push Buttons (Active High) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
GTX Transceivers and Reference Clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
USB-to-UART Bridge. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
FPGA Mezzanine Card HPC Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
XADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
I2C Bus Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
KC724 GTX Transceiver Characterization Board www.xilinx.com 3
UG932 (v2.2) October 10, 2014
Appendix A: Default Jumper and Switch Positions
Appendix B: Master Constraints File Listing
KC724 Board XDC Listing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Appendix C: VITA 57.1 FMC Connector Pinouts
Appendix D: Additional Resources
Xilinx Resources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Solution Centers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Send Feedback
References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Appendix E: Regulatory and Compliance Information
Declaration of Conformity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Directives . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Standards . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Electromagnetic Compatibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Safety . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Markings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
4 www.xilinx.com KC724 GTX Transceiver Characterization Board
UG932 (v2.2) October 10, 2014
KC724 Board Features
Send Feedback
Chapter 1
KC724 Board Features and Operation
This chapter describes the components, features, and operation of the
KC724 Kintex®-7 FPGA GTX Transceiver Characterization Board. The KC724 board
provides the hardware environment for characterizing and evaluating the GTX
transceivers available on the Kintex-7 XC7K325T-3 FFG900E FPGA. The KC724 board
schematic, bill-of-material (BOM), layout files, and reference designs are available online
at:
Kintex-7 FPGA KC724 Characterization Kit website
KC724 Board Features
• Kintex-7 XC7K325T-3 FFG900E FPGA
• Onboard power supplies for all necessary voltages
• Terminal blocks for optional use of external power supplies
• Digilent USB JTAG programming port
•System ACE™ SD controller
• Power module supporting Kintex-7 FPGA GTX transceiver power requirements
• A fixed, 200 MHz 2.5V LVDS oscillator wired to multi-region clock capable (MRCC)
inputs
• Two pairs of differential MRCC inputs with SMA connectors
• SuperClock-2 module supporting multiple frequencies
• Four Samtec BullsEye connector pads for the GTX transceivers and reference clocks
•Power status LEDs
• General purpose DIP switches, LEDs, push buttons, and test I/O
• Two VITA 57.1 FPGA mezzanine card (FMC) high pin count (HPC) connectors
• USB-to-UART bridge
• I2C bus
• PMBus connectivity to onboard digital power supplies
• Active cooling for the FPGA
KC724 GTX Transceiver Characterization Board www.xilinx.com 5
UG932 (v2.2) October 10, 2014
Chapter 1: KC724 Board Features and Operation
Send Feedback
The KC724 board block diagram is shown in Figure 1-1.
X-Ref Target - Figure 1-1
Power In
12V
DC
FPGA Power Source
On-board Regulation:
VCCINT 1.0V, 20A
VCCBRAM 1.0V, 10A
VCCAUX 1.8V, 10A
VCCAUX_IO 1.8V, 10A
VCCO_HP 1.8V, 10A
VCCO_HR 1.8V, 10A
VCCO_0 2.5V, 7.5A
Board Utility Power
On-board Regulation:
5.0V, 10A
3.3V, 18A
2.5V, 1.5A
GTX Transceivers
QUAD 115
QUAD 116
QUAD 117
QUAD 118
System ACE SD
Controller
USB to UART
Bridge
Select I/O Termination
and VTT Jacks
2
I
C Bus
Management
PMBus
Kintex-7 FPGA
XC7K325T-3 FFG900E
Push Buttons,
DIP Switches,
and LEDs
User Clocks
FMC1 Interface
High-Performance I/O
FMC2 Interface
High-Range I/O
Analog/Digital
Converter (XADC)
7 Series
GTX Power Module
Interface
GTX
Power Monitoring
12V
5V
3.3V
PMBus
5V
3.3V
2.5V
SuperClock-2 Module
Interface
VCCO_HR
Figure 1-1: KC724 Board Block Diagram
UG932_c1_01_092912
6 www.xilinx.com KC724 GTX Transceiver Characterization Board
UG932 (v2.2) October 10, 2014
Detailed Description
UG932_c1_02_100312
1
27
10
17
4
2
5
22
3
28
9
18
19
23
26
24
25
14
20
31
12
29 30
16
15
32
6
8
21
7
21
11
13
Send Feedback
Figure 1-2 shows the KC724 board described in this user guide. Each numbered feature
that is referenced in Figure 1-2 is described in the sections that follow.
Detailed Description
X-Ref Target - Figure 1-2
Caution!
The KC724 board can be damaged by electrostatic discharge (ESD). Follow standard
ESD prevention measures when handling the board.
Caution! Do not remove the rubber feet from the board. The feet provide clearance to prevent short
circuits on the back side of the board.
Note: Figure 1-2 is for reference only and might not reflect the current revision of the board.
KC724 GTX Transceiver Characterization Board www.xilinx.com 7
UG932 (v2.2) October 10, 2014
Figure 1-2: KC724 Board Features. Callouts Listed in Ta ble 1 -1
Chapter 1: KC724 Board Features and Operation
Send Feedback
Table 1-1: KC724 Board Feature Descriptions
Figure 1-2
Callout
1
2
3
4
5
6 J27 Regulation inhibit connector, page 13
7
8
9
10
11
12
13
14
Reference
Designator
SW1
J2
J131
J5
J26
J6
SW10
J7
J121
U1
U8
SW3
Feature Description
Power Switch, page 9
12V Mini-Fit Connector, page 9
12V ATX Connector, page 9
12V Euro-Mag Connector, page 9
TI PMBus cable connector, page 13
Core power terminal block (see Using External Power Sources,
page 12)
Core power regulator enable switches, page 13
7 Series GTX Transceiver Power Module, page 14
GTX transceiver power terminal block, page 15
Active Heatsink Power Connector, page 16
Kintex-7 XC7K325T-3 FFG900E FPGA, page 17
USB JTAG configuration port (Digilent module), page 17
PROG_B Push Button, page 18
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
DS13, DS14, DS15, DS16,
DS17, DS18, DS19, DS20
DS21
DS25
U32
SW7
SW8
U35
J98, J99, J100, J101
SW2
J125
SW4, SW5
J83, J84, J85, J86
U34
JA2
JA3
DONE LED, page 18
INIT LED, page 19
System ACE SD Controller, page 19
System ACE SD Controller Reset, page 19
System ACE SD Configuration Address DIP Switches, page 19
200 MHz 2.5V LVDS Oscillator, page 20
Differential SMA MRCC Pin Inputs, page 20
SuperClock-2 Module, page 20
User LEDs (Active High), page 22
User DIP Switches (Active High),
User Test I/O, page 22
User Push Buttons (Active High), page 23
GTX transceiver connector pads, page 23
USB-to-UART Bridge, page 28
FMC1 Connector, page 29
FMC2 Connector, page 29
page 22
8 www.xilinx.com KC724 GTX Transceiver Characterization Board
UG932 (v2.2) October 10, 2014
Table 1-1: KC724 Board Feature Descriptions (Cont’d)
Send Feedback
Detailed Description
Figure 1-2
Callout
31
32
Power Management
Callouts 1 through 11 shown in Figure 1-2 refer to components associated with the board's
power management system.
Board Power and Switch
The KC724 board is powered through J2 (callout 2, Figure 1-2) using the 12V AC adapter
included with the board. J2 is a 6-pin (2 x 3) right angle Mini-Fit type connector.
Caution!
board (Xilinx part number 3800033).
Caution! Do NOT plug a PC ATX power supply 6-pin connector into J2 on the KC724 board. The
ATX 6-pin connector has a different pinout than J2. Connecting an ATX 6-pin connector into J2 will
damage the KC724 board and void the board warranty.
Power can also be provided through:
• Connector J131 which accepts an ATX hard disk 4-pin power plug
• Euro-Mag terminal block J5 which can be used to connect to a bench-top power
Caution!
with a current limit set at 5A max.
Caution! Do NOT apply power to J2 and connectors J131 and/or J5 at the same time. Doing so will
damage the KC724 board.
When powering the board through J2, use only the power supply provided for use with this
supply
Because terminal block J5 provides no reverse polarity protection, use a power supply
Reference
Designator
U39
Feature Description
XADC, page 40
I2C Bus Management, page 41
The KC724 board power is turned on or off by switch SW1 (callout 1, Figure 1-2). When the
switch is in the ON position, power is applied to the board and green LED DS11
illuminates.
KC724 GTX Transceiver Characterization Board www.xilinx.com 9
UG932 (v2.2) October 10, 2014
Chapter 1: KC724 Board Features and Operation
UG932_c1_03_072712
MGTVCCAUX
MGTAVTT
MGTAVCC
VCCAUX
VCCINT
VCCAUX_IO
VCCBRAM
VCCO_HR
VCCO_HP
Power Supply
12V PWR IN
J2 or J5
or J131
Power Controller 1
UCD9248PFC
U9
Switching Regulator
1.0V at 20A max
U5
Switching Regulator
1.8V at 10A max
U6Switching Regulator
1.0V at 10A max
Switching Regulator
1.8V at 10A max
U24
Power Controller 2
UCD9248PFC
U10
Switching Regulator
1.8V at 10A max
U7Switching Regulator
1.8V at 10A max
Switching Regulator
5.0V at 10A max
U2
Switching Regulator
3.3V at 18A max
U13
UTIL_5V0
UTIL_3V3
7 Series GTX Power Module
1.05V at 12.0A max
1.2V at 8.0A max
1.8V at 2.6A max
Send Feedback
Onboard Power Regulation
Figure 1-3 shows the onboard power supply architecture.
X-Ref Target - Figure 1-3
Figure 1-3: KC724 Board Power Supply Block Diagram
10 www.xilinx.com KC724 GTX Transceiver Characterization Board
UG932 (v2.2) October 10, 2014
The KC724 board uses power regulators and PMBus compliant digital PWM system
Send Feedback
controllers from Texas Instruments to supply the core and utility voltages listed in
Tab le 1 -2 . The board can also be configured to use an external bench power supply for each
voltage. See Using External Power Sources.
Table 1-2: Onboard Power System Devices
Device
Core voltage controller and regulators
UCD9248PFC
PTD08D210W
PTD08A010W
PTD08D210W
(V
A)
OUT
PTD08D210W
B)
(V
OUT
Reference
Designator
U9
U5
U24
U6
PMBus compliant digital PWM system
controller (Address = 52)
Adjustable switching regulator
dual 10A, 0.6V to 3.6V
Adjustable switching regulator
10A, 0.6Vto 3.6V
Adjustable switching regulator
dual 10A, 0.6Vto 3.6V
Adjustable switching regulator
dual 10A, 0.6Vto 3.6V
Description
Detailed Description
Power Rai l
Net Name
VCCINT 1.0V
VCCAUX 1.8V
VCCBRAM 1.0V
VCCAUX_IO 1.8V
Powe r Rail
Voltage
UCD9248PFC
PTD08D210W
(V
A)
OUT
PTD08D210W
B)
(V
OUT
UCD9248PFC
Utility switching regulators
PTH12060W
PTH12020W
Linear regulators
TL1963A U47 Adjustable LDO Regulator 1.5A UTIL_2V5 2.5V
TPS75925 U62 Fixed LDO regulator, 7.5A VCCO_0 2.5V
ADP123 U21 Adjustable LDO Regulator, 300mA VCC_1V2 1.2V
ADP123 U43 Adjustable LDO Regulator, 300mA VCCADC_ADP 1.8V
REF3012 U45 Fixed LDO regulator, 25 mA VREF_3012 1.25V
(1)
U10
U7
U11
U2
U13
PMBus compliant digital PWM system
controller ((Addr = 53)
Adjustable switching regulator
dual 10A, 0.6Vto 3.6V
Adjustable switching regulator
dual 10A, 0.6Vto 3.6V
PMBus compliant digital PWM system
controller (Address = 54)
Adjustable switching regulator
10A, 1.2V to 5.5V
Adjustable switching regulator
18A, 1.2V to 5.5V
VCC_HP 1.8V
VCC_HR 1.8V
UTIL_5V0 5.0V
UTIL_3V3 3.3V
Notes:
1. The UCD9248PFC (U11) at Address 54 monitors MGTAVCC, MGTAVTT, and MGTVCCAUX rail voltage and current levels through the TI
Fusion test application.
KC724 GTX Transceiver Characterization Board www.xilinx.com 11
UG932 (v2.2) October 10, 2014
Chapter 1: KC724 Board Features and Operation
UG932_c1_04_062912
1
2
GND
J6
VCCINT_EXT
VCCBRAM_EXT
VCCAUX_EXT
VCCAUX_IO_EXT
VCCO_HP_EXT
VCCO_HR_EXT
3
4
5
6
7
8
9
10
11
12
Send Feedback
Using External Power Sources
The maximum output current rating for each power regulator is listed in Tab le 1 -2 . If a
design exceeds this value on any core power rail, power for that rail must be supplied
externally through the 12-position core power terminal block J6 (callout 7, Figure 1-2)
using a supply capable of providing the required current.
X-Ref Target - Figure 1-4
Figure 1-4: Core Power Terminal Block
Caution!
Power) must be set to the OFF position before turning ON the main power switch (SW1) and applying
external power to the corresponding rail input pin on the core power terminal block J6 (callout 7,
Figure 1-2).
The SW10 power regulator enable switch (callout 8, Figure 1-2) (see Disabling Onboard
Caution! The core power terminal block J6 has a maximum load current contact rating of 24A.
12 www.xilinx.com KC724 GTX Transceiver Characterization Board
UG932 (v2.2) October 10, 2014
Detailed Description
SW10
1 2345
NC
NC
VCCO_HR
VCCO_HP
VCCAUX_IO
ON
678
VCCBRAM
VCCAUX
VCCINT
Pin 1
UG932_c1_05_062812
Send Feedback
Disabling Onboard Power
Each core power regulator can be disabled through the 8-position regulator enable DIP
switch, SW10 as shown in Figure 1-5. A switch in the ON position means the rail is
supplied by an onboard regulator. Setting a switch in the opposite (OFF) position disables
onboard power for that rail. SW10 is shown in Figure 1-2 as callout 8.
X-Ref Target - Figure 1-5
Figure 1-5: Core Power Regulator Enable Switches
Note:
(callout 6, Figure 1-2). For the purposes of supplying external core power however, disabling onboard
power through J27 would require the UTIL_5V0, UTIL_3V3 and UTIL_2V5 be supplied externally as
well. The utility rails can be supplied through test points J58, J59 and J155, respectively.
All onboard power can be disabled by placing a jumper across the TI PWR INH header J27
Default Jumper and Switch Positions
A list of jumpers and switches and their required positions for normal board operation is
provided in Appendix A, Default Jumper and Switch Positions.
Monitoring Voltage and Current
Voltage and current monitoring and control are available for selected power rails through
Texas Instruments' Fusion Digital Power graphical user interface (GUI). The three onboard
TI power controllers (U9 at PMBUS address 52, U10 at PMBUS address 53, and U11 at
PMBUS address 54) are wired to the same PMBus. The PMBus connector, J26 (callout 5,
Figure 1-2), is provided for use with the TI USB Interface Adapter PMBus pod and
associated TI GUI.
References
More information about the power system components used by the KC724 board are
available from the
Texas Instruments Digital Power website.
KC724 GTX Transceiver Characterization Board www.xilinx.com 13
UG932 (v2.2) October 10, 2014
Chapter 1: KC724 Board Features and Operation
UG932_C1_05_062512
Send Feedback
7 Series GTX Transceiver Power Module
The 7 series GTX transceiver power module (callout 9, Figure 1-2) supplies MGTAVCC,
MGTAVTT, and MGTVCCAUX voltages to the FPGA GTX transceivers. Three 7 series
GTX power modules from third-party vendors are provided with the KC724 board for
evaluation. Any one of the three modules can be plugged into connectors J66 and J97 in the
outlined and labeled power module location shown in Figure 1-6.
X-Ref Target - Figure 1-6
Figure 1-6: Mounting Location, 7 Series GTX Transceiver Power Module
Tab le 1 -3 lists the nominal voltage values for the MGTAVCC, MGTAVTT and
MGTVCCAUX power rails. It also lists the maximum current rating for each rail supplied
by 7 series GTX modules included with the KC724 board.
Table 1-3: 7 Series GTX Transceiver Power Module
Power Supply Rail
Net Name
Nominal Voltage Maximum Current Rating
MGTAVCC 1.05V 12A
MGTAVTT 1.2V 8A
MGTVCCAUX 1.8V 2.6A
14 www.xilinx.com KC724 GTX Transceiver Characterization Board
UG932 (v2.2) October 10, 2014
Detailed Description
UG932_c1_07_062912
1
2
GND
J7
MGTAVCC_MOD
MTTAVTT_MOD
MGTVCCAUX_MOD
VTT
3
4
5
6
7
8
9
10
11
12
NC
NC
Send Feedback
The GTX transceiver power rails also have corresponding inputs on the GTX transceiver
power terminal block J7 as shown in Figure 1-7 to supply each voltage independently from
a bench-top power supply. J7 is shown in Figure 1-2 as callout 10.
X-Ref Target - Figure 1-7
Figure 1-7: GTX Transceiver Power Terminal Block
Caution!
transceiver rails.
The 7 series GTX Module MUST be removed when providing external power to the GTX
Caution! The GTX transceiver power terminal block J7 has a maximum load current contact rating
of 24A.
Information about the 7 series GTX power supply modules included with the KC724 kit is
available from these vendor websites:
• Intersil
• Texa s Ins trum ent s
• General Electric
KC724 GTX Transceiver Characterization Board www.xilinx.com 15
UG932 (v2.2) October 10, 2014
Chapter 1: KC724 Board Features and Operation
UG932_c1_08_062512
Send Feedback
Active Heatsink Power Connector
An active heatsink (Figure 1-8) is provided for the FPGA. A 12V fan is affixed to the
heatsink and is powered from the 3-pin friction lock header J121 (Figure 1-9).
X-Ref Target - Figure 1-8
Figure 1-8: Active FPGA Heatsink
The fan power connections are detailed in Tab le 1 -4 :
Table 1-4: Fan Power Connections
Fan Wire Header Pin
Black J121.1 - GND
Red J121.2 - 12V
Blue J121.3 - NC
16 www.xilinx.com KC724 GTX Transceiver Characterization Board
UG932 (v2.2) October 10, 2014
Detailed Description
UG932_c1_09_080612
Send Feedback
Figure 1-9 shows the heatsink fan power connector J121. J121 is shown in Figure 1-2 as
callout 11.
X-Ref Target - Figure 1-9
Figure 1-9: Heatsink Fan Power Connector J121
Kintex-7 FPGA
The KC724 board is populated with the Kintex-7 XC7K325T-3 FFG900E FPGA at U1
(callout 12, Figure 1-2). For further information on Kintex-7 FPGAs, see 7 Series FPGAs
Overview (DS180) [Ref 1].
FPGA Configuration
The FPGA is configured in JTAG mode only using one of the following options:
• USB JTAG configuration port (Digilent module)
• System ACE SD controller
The FPGA is configured through the Digilent onboard USB-to-JTAG configuration logic
module (U8) where a host computer accesses the KC724 board JTAG chain through a
standard-A plug to micro-B plug USB cable. (callout 13, Figure 1-2).
The FPGA is configured through the System ACE SD controller by setting the 4-bit
configuration address DIP switch (SW8) to select one of eight bitstreams stored on a Secure
Digital (SD) memory card (see System ACE SD Configuration Address DIP Switches,
page 19).
KC724 GTX Transceiver Characterization Board www.xilinx.com 17
UG932 (v2.2) October 10, 2014
Chapter 1: KC724 Board Features and Operation
UG932_c1_10_062912
FMC1_PRSNT_M2C_L
FMC2_PRSNT_M2C_L
FMC1 HPC
Connector
TDI
TDO
JA2
FMC2 HPC
Connector
TDI
TDO
JA3
U23
Kintex-7
FPGA
TDI
TDO
U1
U8
Digilent
USB-JTAG
Module
TDI
TDO
System Ace SD
Controller
TDI
TDO
U32
CFGTDO
CFGTDI
U20
U19
FMC_JTAG_EN_B
U25
3.3V
2.5V
UTIL_3V3
10.0 K
J1
Send Feedback
The JTAG chain of the board is illustrated in Figure 1-10. By default only the Kintex-7
FPGA and the System ACE SD controller are part of the chain (J1 jumper OFF). Installing
the J1 jumper adds the FMC interfaces as well.
X-Ref Target - Figure 1-10
PROG_B Push Button
Pressing the PROG push button SW3 (callout 14, Figure 1-2) grounds the active-Low
program pin of the FPGA.
DONE LED
The DONE LED DS21 (callout 15, Figure 1-2) indicates the state of the DONE pin of the
FPGA. When the DONE pin is High, DS21 lights indicating the FPGA is successfully
configured.
Figure 1-10: JTAG Chain
18 www.xilinx.com KC724 GTX Transceiver Characterization Board
UG932 (v2.2) October 10, 2014
INIT LED
UG932_c1_11_062712
ADR0
ADR1
ADR2
23
4
SW8
1
MODE (Not Used)
ON
Send Feedback
The dual-color INIT LED DS25 (callout 16, Figure 1-2) indicates the FPGA's initialization
status. During FPGA initialization the INIT LED illuminates RED. When FPGA
initialization has completed the LED illuminates GREEN.
System ACE SD Controller
The onboard System ACE SD controller U32 (callout 17, Figure 1-2) allows storage of
multiple configuration files on a Secure Digital (SD) card. These configuration files can be
used to program the FPGA. The SD card connects to the SD card connector J8 located
directly below the System ACE SD controller on the back side of the board.
System ACE SD Controller Reset
Pressing the SASD RESET push button SW7 (callout 18, Figure 1-2) resets the System ACE
SD controller. The reset pin is an active-Low input.
System ACE SD Configuration Address DIP Switches
DIP switch SW8 shown in Figure 1-11 selects one of the eight configuration bitstream
addresses in the SD memory card. A switch is in the ON position if set to the far right and
in the OFF position if set to the far left. The MODE bit (switch position 4) is not used and
can be set either ON or OFF. SW8 is shown in Figure 1-2 as callout 19.
X-Ref Target - Figure 1-11
Detailed Description
Figure 1-11: Configuration Address DIP Switch (SW8)
The switch settings for selecting each address are shown in Tab le 1 -5 .
Table 1-5: SW8 DIP Switch Configuration
Configuration Bitstream
Address
ADR2 ADR1 ADR0
0ONONON
1ONONOFF
2ONOFFON
3ONOFFOFF
4 OFF ON ON
5 OFF ON OFF
6OFFOFFON
7 OFF OFF OFF
KC724 GTX Transceiver Characterization Board www.xilinx.com 19
UG932 (v2.2) October 10, 2014
Chapter 1: KC724 Board Features and Operation
Send Feedback
200 MHz 2.5V LVDS Oscillator
U35 (callout 20, Figure 1-2).
The KC724 board has one 200 MHz 2.5V LVDS oscillator (U35) connected to multi-region
clock capable (MRCC) inputs on the FPGA. Ta bl e 1 -6 lists the FPGA pin connections to the
LVDS oscillator.
Table 1-6: LVDS Oscillator MRCC Connections
FPGA (U1)
Pin Function Direction IOSTANDARD Pin Function Direction
C25 SYSTEM CLOCK_P Input LVDS LVDS_OSC_P 4 200 MHz LVDS oscillator Output
B25 SYSTEM CLOCK_N Input LVDS LVDS_OSC_N 5 201 MHz LVDS oscillator Output
Schematic Net
Name
Device (U35)
Differential SMA MRCC Pin Inputs
Callout 21, Figure 1-2.
The KC724 board provides two pairs of differential SMA transceiver clock inputs that can
be used for connecting to an external function generator. The FPGA MRCC pins are
connected to the SMA connectors as shown in Tab le 1 -7 .
Table 1-7: Differential SMA Clock Connections
FPGA (U1)
Pin Function Direction IOSTANDARD
AG29 USER CLOCK_1_P Input LVDS_25 CLK_DIFF_1_P J99
AH29 USER CLOCK_1_N Input LVDS_25 CLK_DIFF_1_N J100
D17 USER CLOCK_2_P Input LVDS_25 CLK_DIFF_2_P J98
D18 USER CLOCK_2_N Input LVDS_25 CLK_DIFF_2_N J101
Schematic Net Name SMA Connector
Table 1-8: SuperClock-2 FPGA I/O Mapping
Pin Function Direction IOSTANDARD Pin Function Direction
F11 Clock recovery Input LVDS_25 CM_LVDS1_P 1 Clock recovery Output
E11 Clock recovery Input LVDS_25 CM_LVDS1_N 3 Clock recovery Output
C12 Clock recovery Input LVDS_25 CM_LVDS2_P 9 Clock recovery Output
20 www.xilinx.com KC724 GTX Transceiver Characterization Board
SuperClock-2 Module
Callout 22, Figure 1-2.
The SuperClock-2 module connects to the clock module interface connector (J82) and
provides a programmable, low-noise and low-jitter clock source for the KC724 board. The
clock module maps to FPGA I/O by way of 24 control pins, 3 LVDS pairs, 1 regional clock
pair, and 1 reset pin. Tab le 1 -8 shows the FPGA I/O mapping for the SuperClock-2 module
interface. The KC724 board also supplies UTIL_5V0, UTIL_3V3, UTIL_2V5 and VCCO_HR
input power to the clock module interface.
FPGA (U1)
Schematic Net
Name
J82 Pin
UG932 (v2.2) October 10, 2014