Xilinx Kintex-7 FPGA KC705 Evaluation Kit Getting Started Manual

Kintex-7 FPGA KC705 Evaluation Kit (Vivado Design Suite 2013.2)
Getting Started Guide
UG883 (v4.0.1) May 28, 2014
XPM 0402894-05
The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at http://www.xilinx.com/warranty.htm subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: http://www.xilinx.com/warranty.htm#critapps
Automotive Applications Disclaimer
XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.
Fedora Information
Xilinx obtained the Fedora Linux software from Fedora (http://fedoraproject.org/ obtained from Fedora. If you desire to use Fedora Linux software in your product, Xilinx encourages you to obtain Fedora Linux software directly from Fedora (http://fedoraproject.org/ to us by Fedora. Portions of the Fedora software may be covered by the GNU General Public license as well as many other applicable open source licenses. Please review the source code in detail for further information. To the maximum extent permitted by applicable law and if not prohibited by any such third-party licenses, (1) XILINX DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE; AND (2) IN NO EVENT SHALL XILINX BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
Fedora software and technical information is subject to the U.S. Export Administration Regulations and other U.S. and foreign law, and may not be exported or re-exported to certain countries (currently Cuba, Iran, Iraq, North Korea, Sudan, and Syria) or to persons or entities prohibited from receiving U.S. exports (including those (a) on the Bureau of Industry and Security Denied Parties List or Entity List, (b) on the Office of Foreign Assets Control list of Specially Designated Nationals and Blocked Persons, and (c) involved with missile technology or nuclear, chemical or biological weapons). You may not download Fedora software or technical information if you are located in one of these countries, or otherwise affected by these restrictions. You may not provide Fedora software or technical information to individuals or entities located in one of these countries or otherwise affected by these restrictions. You are also responsible for compliance with foreign law requirements applicable to the import and use of Fedora software and technical information.
© Copyright 2012–2013 Xilinx, Inc. Xilinx, the Xilinx logo, Ar tix, ISE, Kintex, Spartan, Vivado, Virtex, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. PCI, PCIe, and PCI Express are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.
), even though we are providing to you a copy of the corresponding source code as provided
.
), and you may too. Xilinx made no changes to the software
; IP cores may be
KC705 Getting Started Guide www.xilinx.com UG883 (v4.0.1) May 28, 2014
Revision History
The following table shows the revision history for this document.
Date Version Revision
01/13/2012 1.0 Initial Xilinx release.
01/25/2012 1.1 Changed document title. Added BIST section. Changed Platform Flash to BPI Linear Flash.
Added a note after Figure 30. Updated photos in Figure 2, Figure 3, and Figure 31.
02/27/2012 1.1.1 Added a note to Hardware Test Setup Requirements.
07/10/2012 1.2 Added XPN number to title page. Updated Introduction and Hardware Test Setup Requirements.
Added Kit Contents, AMS Bring-up with the AMS101 Evaluation Card, and AMS Bring-up with
the AMS101 Evaluation Card. Added Appendix B, Warranty. Removed “Modifying the
Kintex-7 FPGA Base TRD” section.
12/20/12 2.0 The document was updated for Vivado™ Design Suite 2012.4. Agile Mixed Signal is now Analog
Mixed Signal. The USB stick is removed from the kit and instead, design files are accessible from the Docs & Designs tab at www.xilinx.com/kc705 sections including these:
Kit Contents, page 8
Hardware Test Setup Requirements, page 9
AMS Bring-up with the AMS101 Evaluation Card, page 15
•Step 4 in Install the Linux Driver, page 26.
The first bullet under Introduction, page 7 removed “transceivers by using the LogiCORE™
IP Integrated Bit Error Ratio (IBERT) core”.
“cord and brick” changed to “12V power adapter.” Removed the Transceiver Bring-up Using Integrated Bit Error Ratio Test section on page 14. Requirements to Get Started, page 14 installation method a and step 3 changed. The use of the ChipScope™ tool is eliminated. Step 2 of Evaluating
AMS, page 17 changed. Below Figure 9, this sentence was deleted: AMS Evaluator source code is
not provided. CD-ROM was replaced with DVD-ROM. Appendix A, Additional Resources was reorganized.
04/16/2013 3.0 Added third, fourth, and fifth bullets in AMS Bring-up with the AMS101 Evaluation Card,
page 15. Updated step 2 and step 3 in Requirements to Get Started, page 14. Updated step 2 in Evaluating AMS, page 17. Added eighth bullet in Hardware Test Setup Requirements, page 21.
07/02/2013 4.0 Updated Figure 7. Added Tab le 2 . Replaced Requirements to Get Started with Getting Started,
page 16. Updated links in Further Resources, page 37
05/28/2014 4.0.1 Changed the print number on the title page.
. Removing the USB stick affected many
Under KC705 Evaluation Board Setup, page 10,
UG883 (v4.0.1) May 28, 2014 www.xilinx.com KC705 Getting Started Guide
KC705 Getting Started Guide www.xilinx.com UG883 (v4.0.1) May 28, 2014
Table of Contents
Send Feedback
Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Getting Started with the
Kintex-7 FPGA KC705 Evaluation Kit (Vivado Design Suite 2013.2)
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Kit Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Basic Hardware Bring-up Using the BIST. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Hardware Test Board Setup Requirements. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
AMS Bring-up with the AMS101 Evaluation Card . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Advanced Bring-up Using the Base Targeted Reference Design . . . . . . . . . . . . . . 19
Appendix A: Additional Resources
Xilinx Resources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Solution Centers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Further Resources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Appendix B: Warranty
KC705 Getting Started Guide www.xilinx.com 5
UG883 (v4.0.1) May 28, 2014
6 www.xilinx.com KC705 Getting Started Guide
Send Feedback
UG883 (v4.0.1) May 28, 2014
Getting Started with the
Send Feedback
Kintex-7 FPGA KC705 Evaluation Kit (Vivado Design Suite 2013.2)
Introduction
The Kintex®-7 FPGA KC705 evaluation kit provides a comprehensive, high-performance development and demonstration platform using the Kintex-7 FPGA family for high-bandwidth and high-performance applications in multiple market segments. The kit enables designing with DDR3, I/O expansion through FMC, and common serial standards, such as PCI Express®, XAUI, and proprietary serial standards through the SMA interface. See the KC705 Evaluation Board for the Kintex-7 FPGA User Guide (UG810
KC705 support website
The built-in self-test (BIST) and Kintex-7 FPGA Base Targeted Reference Design (TRD) are developed on this kit.
This Getting Started Guide is divided into two sections:
Basic Hardware Bring-up: Enables hands-on operation of all the features in the BIST as well as evaluation of Analog Mixed Signal (AMS) using the AMS101 evaluation card.
Advanced Operation: Enables hands-on operation with the base TRD, which features PCIe, DDR3 memory, and AXI—all supported through a custom evaluation graphical user interface (GUI).
.
) and the
KC705 Getting Started Guide www.xilinx.com 7
UG883 (v4.0.1) May 28, 2014
Kit Contents
Send Feedback
Kit Contents
The Kintex-7 FPGA KC705 evaluation kit includes:
KC705 EK-K7-KC705-G base board, including the XC7K325T-2FFG900C FPGA.
AMS101 evaluation card, enabling evaluation of the AMS technology built into all 7seriesFPGAs.
Software and licenses:
Vivado™ Design Suite Installation DVD.
Printed entitlement voucher: Provides entitlement of the Vivado Design Suite
Logic Edition device-locked to the XC7K325T-2FFG900 FPGA. Follow the printed instructions on the voucher to redeem your software entitlement.
Fedora 16 Live DVD to support the Base Targeted Reference Design.
•Designs:
Targeted Reference Design: Robust sub-system including PCIe Gen2 x4,
Northwest Logic DMA, multi-port virtual FIFO, AXI, and DDR3 memory controller.
Additional Reference Designs: Numerous additional reference designs available
online and linked from the KC705 product page w
Documentation:
Kintex-7 FPGA KC705 Evaluation Kit Getting Started Guide (UG883
included in the box)
KC705 Evaluation Board for the Kintex-7 FPGA User Guide (UG810
product page)
KC705 Reference Design User Guide (UG845
Kintex-7 FPGA KC705 Base Targeted Reference Design User Guide (Vivado Design
Suite 2012.4) (UG882
Board design files including schematics, Gerber files, and BOM (online on
product page)
Cables and power supply:
Universal 12V power adapter and cords
Two USB cables (1x USB Type-A/Mini-B and 1x USB Type-A/Micro-B) for
download and debug
Ethernet crossover cable
•HDMI cable
) (online on product page)
) (online on product page)
ww.xilinx.com/kc705.
—this guide,
) (online on
8 www.xilinx.com KC705 Getting Started Guide
UG883 (v4.0.1) May 28, 2014
Basic Hardware Bring-up Using the BIST
BPI Flash (U58)
USB-UART
(J6)
UG883_01_040913
Powe r Switch (SW15)
Power (J49)
USB-JTAG
(U59)
Ethernet
(U37)
User Push Buttons
DDR3
Mode Switches (SW13)
Rotary Switch (SW8) Switch is underneath LCD screen
Prog
CPU Reset
User LEDs
User DIP (SW11)
Send Feedback
The built-in self-test (BIST) tests many of the features offered by the Kintex-7 FPGA KC705 evaluation kit. The test is stored in the nonvolatile BPI Linear Flash memory, and configures the FPGA when the mode and upper flash address pins on the board are set for Master BPI.
Figure 1 provides an overview of the board features used by the BIST.
X-Ref Target - Figure 1
Basic Hardware Bring-up Using the BIST
Figure 1: KC705 Board Features Used by the BIST
Note:
Kintex-7 FPGA User Guide (UG810
For a diagram of all the features on the KC705, see KC705 Evaluation Board for the
).
Hardware Test Setup Requirements
The prerequisites for testing the design in hardware are:
KC705 Evaluation board with the Kintex-7 FPGA XC7K325T-2FFG900CES device
USB-to-Mini-B cable (for UART)
AC power adapter (12 VDC)
Terminal program [Ref 3]
Note:
used.
USB-UART drivers from SiLabs [Ref 4]
The Tera Term Pro program is used for illustrative purposes. Other programs can be
KC705 Getting Started Guide www.xilinx.com 9
UG883 (v4.0.1) May 28, 2014
Hardware Test Board Setup Requirements
Send Feedback
Hardware Test Board Setup Requirements
This section details the hardware setup and use of the terminal program for running the BIST application. It contains step-by-step instructions for board bring-up.
KC705 Evaluation Board Setup
1. Set the jumpers and switches on the KC705 board as follows:
The mode switches (SW13) are set for Master BPI mode 010.
The upper flash address switches (SW13) are set to 11.
2. Verify the switch and jumper settings are set as shown in Ta bl e 1 and Figure 2.
Note:
from the 12V power adapter included with the KC705 evaluation kit.
Tab le 1 : Switch & Jumper Settings
For this application, the board should be set up as a stand-alone system, with power coming
Switch Setting
SW15
SW11
SW13
Board Power slide-switch
.. Off
User GPIO DIP switch
4Off
3Off
2Off
1Off
Configuration Mode switch
5Off
4On
3Off
2On
1On
10 www.xilinx.com KC705 Getting Started Guide
UG883 (v4.0.1) May 28, 2014
X-Ref Target - Figure 2
UG883_02_040913
UG883_03_011912
Send Feedback
Hardware Test Board Setup Requirements
Figure 2: BIST Switch and Jumper Settings
Hardware Bring-Up
This section details the steps for hardware bring-up:
1. With the board switched off, plug a USB-to-Mini-B cable into the UART port of the KC705 board and your PC (see Figure 3).
X-Ref Target - Figure 3
2. Install the power cable.
3. Switch the KC705 board power to ON.
Figure 3: KC705 with the UART and Power Cable Attached
KC705 Getting Started Guide www.xilinx.com 11
UG883 (v4.0.1) May 28, 2014
Hardware Test Board Setup Requirements
Send Feedback
Install the UART Driver
1. Run the downloaded executable UART-USB driver file listed in Hardware Test Setup
Requirements, page 9. This enables UART-USB communications with a host PC (see Figure 4).
X-Ref Target - Figure 4
UG883_04_011512
Figure 4: UART Cable Driver Installation
2. Set the USB-UART connection to a known port in the Device Manager as follows:
•Right-click My Computer and select Properties.
Select the Hardware tab, then click the Device Manager button.
Find and right-click the Silicon Labs device in the list. Then select Properties.
•Click the Port Settings tab and the Advanced… button.
Select an open COM port between COM1 and COM4.
12 www.xilinx.com KC705 Getting Started Guide
UG883 (v4.0.1) May 28, 2014
+ 28 hidden pages