Sony HCD-S888 User Manual

Page 1
HCD-S888
SERVICE MANUAL
Ver 1.3 2003.12
HCD-S888 is the amplifier, DVD/CD player and tuner section in DAV-S888.
This system incorporates with Dolby* Digital and Dolby Pro Loic (II) adaptive matrix surround decoder and the DTS** Digital Surround System.
*Manufactured under license from Dolby Laboratories.
“Dolby”, “Pro Logic” and the double-D symbol are trademarks of Dolby Laboratories.
** Man ufactured under license from Digital Theater Systems, Inc.
“DTS” and “DTS Digital Surround” are trademarks of Digital Theater Systems, Inc.
AEP Model
UK Model
Model Name Using Similar Mechanism HCD-S880 Mechanism Type CDM72B-DVBU12 Base Unit Name DVBU12 Optical Pick-up Name TDP022W
SPECIFICATIONS
Amplifier section
Stereo mode 100 W + 100 W (3 ohms at 1 kHz, THD 10 %) Surround mode Front: 100 W + 100 W
Center*: 100 W Rear*: 100 W + 100 W
(3 ohms at 1 kHz, THD 10 %)
*Depending on the sound field settings and the source, there may be no
sound output.
Inputs (Analog) VIDEO 1, 2 : Sensitivity : 150 mV
Impedance : 50 kilohms Inputs (Digital) VIDEO 2 (optical) : Sensitivity : – Outputs (Analog) VIDEO 1 (AUDIO OUT) : Voltage : 2V
Impedance : 1 kilohms
PHONES :
Accepts low-and high-impedance headphones
Super Audio CD/DVD system
Laser Semiconductor laser
(Super Audio CD/DVD: λ = 650 nm) (CD: λ = 780 nm)
Emission duration: continuous Signal format system NTSC or NTSC/PAL Frequency response (at 2 CH STEREO mode)
DVD (PCM): 2 Hz to 22 kHz (±1.0 dB)
CD: 2 Hz to 20 kHz (±1.0 dB) Signal-to-noise ratio More than 80 dB
(VIDEO 1 (AUDIO) connectors only) Harmonic distortion Less than 0.03 %
FM tuner section
System PLL quartz-locked digital synthesizer system Tuning range 87.5 – 108.0 MHz (50 kHz step) Antenna FM wire antenna Antenna terminals 75 ohms, unbalanced Intermediate frequency 10.7 MHz
AM tuner section
System PLL quartz-locked digital synthesizer system Tuning range European model: 531 – 1,602 kHz (with the interval set at 9 kHz) Other models: 531 – 1,602 kHz (with the interval set at 9 kHz)
530 – 1,710 kHz (with the interval set at 10 kHz) Antenna Loop antenna Intermediate frequency 450 KHz
Video section
Inputs Video: 1 Vp-p 75 ohms Outputs Video: 1 Vp-p 75 ohms
S video:
Y: 1 Vp-p 75 ohms C: 0.286 Vp-p 75 ohms
COMPONENT:
Y: 1 Vp-p 75 ohms PB/CB, PR/CR: 0.7 Vp-p 75 ohms
– Continued on next page –
9-877-205-04
2003L16-1 © 2003.12
COMPACT AV SYSTEM
Sony Corporation
Page 2
HCD-S888
General
Power requirements European model: 220 – 240 V AC, 50/60 Hz Other models: 110 – 240 V/220 – 240 V AC, 50/60 Hz Power consumption 120 W (120 V AC) 120 W (230 V AC)
Power requirements (Subwoofer) European model: 220 – 230 V AC, 50/60 Hz Other models: 220 – 240 V AC, 50/60 Hz Power consumption (Subwoofer) 90 W (1 W in standby mode) Dimensions (approx.) 355 × 60 × 323 mm
Mass (approx.) 3.8 kg (8 lb 7 oz) Operating temperature 5˚C to 35˚C (41˚F to 95˚F) Operating humidity 5 % to 90 %
Design and specifications are subject to change without notice.
1 W (120 V AC) 2 W (230 V AC) (at the Power Saving Mode)
3
/8 × 12 3/4 inches)
(14 × 2 (w/h/d) incl. projectingparts
Notes on chip component replacement
•Never reuse a disconnected chip component.
• Notice that the minus side of a tantalum capacitor may be dam­aged by heat.
Flexible Circuit Board Repairing
•Keep the temperature of the soldering iron around 270 ˚C dur­ing repairing.
• Do not touch the soldering iron on the same conductor of the circuit board (within 3 times).
• Be careful not to apply force on the conductor when soldering or unsoldering.
CAUTION
Use of controls or adjustments or performance of procedures other than those specified herein may result in hazardous ra­diation exposure.
SELF DIAGNOSIS FUNCTION
Self-diagnosis Function
(When letters/numbers appear in the
display)
When the self-diagnosis function is activated to prevent the system from malfunctioning. In this case a five-character service number (e.g., C 13 00) with a combination of a letter and digits appears on the screen and the front panel display. Refer to the following table.
C:13:00
First three characters of the service number
C 13
C 31
E XX
(xx is a number)
Cause and/or Corrective Action
The disc is dirty. , Clean the disc with a soft
cloth.
The disc is not inserted correctly. , Re-insert the disc
correctly.
To prevent a malfunction, the system has performed the self­diagnosis function. , Contact your nearest Sony
dealer or local authorized Sony service facility and give the 5-character service number. Example: E 61 10
This appliance is classified as a CLASS 1 LASER product. The label is located on the bottom exterior.
SAFETY-RELATED COMPONENT WARNING!!
COMPONENTS IDENTIFIED BY MARK 0 OR DOTTED LINE WITH MARK 0 ON THE SCHEMATIC DIAGRAMS AND IN THE PARTS LIST ARE CRITICAL TO SAFE OPERATION. REPLACE THESE COMPONENTS WITH SONY PARTS WHOSE PART NUMBERS APPEAR AS SHOWN IN THIS MANUAL OR IN SUPPLEMENTS PUB­LISHED BY SONY.
2
Note: Refer to the “5. TEST MODE” (page 19) for another self-diagnosis
function.
Page 3

TABLE OF CONTENTS

SELF DIAGNOSIS FUNCTION .................................... 2
1. SERVICING NOTES ............................................... 4
2. GENERAL
Location of Controls ...................................................... 5
3. DISASSEMBLY
3-1. Disassembly Flow ................................................. 8
3-2. Front Panel Section, Side Panel (L)/(R) ............... 9
3-3. I/O Board ............................................................... 9
3-4. SEL Board ............................................................. 10
3-5. DVD Board............................................................ 10
3-6. Mechanism Deck Section (CDM72B-DVBU12) . 11
3-7. POWER SW Board, DDCON Board .................... 11
3-8. POWER Board ...................................................... 12
3-9. AMP Board ........................................................... 12
3-10.Optical Pick-up Block (DVBU12)........................ 13
3-11.RELAY Board ....................................................... 13
3-12.Holder (AT) Assy, Retainer (Chassis) Block ........ 14
3-13.Belt (L2) ................................................................ 14
3-14.Pulley (RTR) Assy................................................. 15
3-15.Belt (CK) ............................................................... 15
3-16.Pulley (SPT) Assy ................................................. 16
3-17.Belt (CK), Motor (CK) Assy (M751) ................... 16
4. ASSEMBLY
4-1. How To Install Pulley (SPT) Assy ........................ 17
4-2. How To Install Pulley (RTR) Assy ....................... 17
4-3. How To Install Rotary Encoder (Mode) (S741) ... 18
5. TEST MODE ............................................................. 19
6. DIAGRAMS
6-1. Block Diagrams
– RF SERVO Section – ......................................... 27
– AUDIO (DSP) Section – .................................... 28
– AUDIO OUT, PANEL Section – ....................... 29
– VIDEO Section – ............................................... 30
– MECHANISM DECK,
POWER SUPPLY Section – ....................... 31
6-2. Note for Printed Wiring Boards and
Schematic Diagrams ............................................. 32
6-3. Printed Wiring Boards – RF Section – ................ 33
6-4. Schematic Diagrams – RF Section – ................... 34
6-5. Printed Wiring Boards
– MECHANISM DECK Section – ....................... 35
6-6. Schematic Diagrams
– MECHANISM DECK Section – ....................... 36
6-7. Printed Wiring Boards
– DVD Board (Component Side) –....................... 37
6-8. Printed Wiring Boards
– DVD Board (Conductor Side) – ........................ 38
6-9. Schematic Diagrams – DVD Board (1/10) –....... 39
6-10.Schematic Diagrams – DVD Board (2/10) –....... 40
6-11.Schematic Diagrams – DVD Board (3/10) –....... 41
6-12.Schematic Diagrams – DVD Board (4/10) –....... 42
HCD-S888
6-13.Schematic Diagrams – DVD Board (5/10) –....... 43
6-14.Schematic Diagrams – DVD Board (6/10) –....... 44
6-15.Schematic Diagrams – DVD Board (7/10) –....... 45
6-16.Schematic Diagrams – DVD Board (8/10) –....... 46
6-17.Schematic Diagrams – DVD Board (9/10) –....... 47
6-18.Schematic Diagrams – DVD Board (10/10) –..... 48
6-19.Printed Wiring Boards – AMP Section (1/2) –.... 49
6-20.Printed Wiring Boards – AMP Section (2/2) –.... 50
6-21.Schematic Diagrams – AMP Section (1/2) – ...... 51
6-22.Schematic Diagrams – AMP Section (2/2) – ...... 52
6-23.Printed Wiring Boards – I/O Section (1/2)– ........ 53
6-24.Printed Wiring Boards – I/O Section (2/2) – ....... 54
6-25.Schematic Diagrams – I/O Section (1/2) –.......... 55
6-26.Schematic Diagrams – I/O Section (2/2) –.......... 56
6-27.Printed Wiring Boards
– DC-DC CONVERTER Section – ...................... 57
6-28.Schematic Diagrams
– DC-DC CONVERTER Section – ...................... 58
6-29.Printed Wiring Boards – CONTROL Section – .. 59
6-30.Schematic Diagrams – CONTROL Section – ..... 60
6-31.Printed Wiring Boards – FL Board – ................... 61
6-32.Schematic Diagrams – FL Board –...................... 62
6-33.Printed Wiring Boards
– POWER Section (1/2) – ..................................... 63
6-34.Printed Wiring Boards
– POWER Section (2/2) – ..................................... 64
6-35.Schematic Diagrams – POWER Section – .......... 65
6-36.IC Block Diagrams................................................ 71
6-37.IC Pin Function Description ................................. 83
7. EXPLODED VIEWS
7-1. General Section .................................................... 101
7-2. Front Panel Section-1 ........................................... 102
7-3. Front Panel Section-2 ........................................... 103
7-4. Chassis Section-1 ................................................. 104
7-5. Chassis Section-2 ................................................. 105
7-6. Chassis Section-3 ................................................. 106
7-7. Chassis Section-4 ................................................. 107
7-8. Mechanism Deck Section-1
(CDM72B-DVBU12)........................................... 108
7-9. Mechanism Deck Section-2
(CDM72A-DVBU12)........................................... 109
7-10.Mechanism Deck Section-3
(CDM72A-DVBU12)........................................... 110
7-11.Mechanism Deck Section-4
(CDM72A-DVBU12)........................................... 111
7-12.Mechanism Deck Section-5
(CDM72A-DVBU12)........................................... 112
7-13.Mechanism Deck Section-6
(CDM72A-DVBU12)........................................... 113
7-14.Mechanism Deck Section-7
(CDM72A-DVBU12)........................................... 114
7-15.Optical Pick-up Section
(DVBU12) ............................................................ 115
8. ELECTRICAL PARTS LIST ............................. 116
3
Page 4
HCD-S888
)
SECTION 1

SERVICING NOTES

NOTES ON HANDLING THE OPTICAL PICK-UP BLOCK OR BASE UNIT
The laser diode in the optical pick-up block may suffer electro­static break-down because of the potential difference generated by the charged electrostatic load, etc. on clothing and the human body. During repair, pay attention to electrostatic break-down and also use the procedure in the printed matter which is included in the repair parts. The flexible board is easily damaged and should be handled with care.
NOTES ON LASER DIODE EMISSION CHECK
The laser beam on this model is concentrated so as to be focused on the disc reflective surface by the objective lens in the optical pick-up block. Therefore, when checking the laser diode emis­sion, observe from more than 300 mm away from the objective lens.
JIG ON REPAIRING
When repairing this set, etc., connect the extension cable as the figure shown below.
RELEASING THE DISC SLOT LOCK
The disc slot lock function for the antitheft of an demonstration disc in the store is equipped.
Releasing Procedure:
1. Press two buttons of A and x simultaneously for three sec­onds.
2. The message “UNLOCKED” is displayed and the slot is un­locked.
Note: When “LOCKED” is displayed, the slot lock is not released by
turning power on/off with the [POWER] button.
CHECKING OF OPERATIONS WITH REMOTE COMMANDERS OF DIFFERENT MODELS
Some of the signal of remote commander vary between generation of player. Between DAV-S400/S500/S800/C450/C700/C900 and DAV-S550/ S880/S888/C770/C900, remote commander signal codes of “FUNCTION”, “BAND”, “ST/MONO” and “MEMORY” are dif­ferent. Take notice of the above when you check the operation with remote commanders of different models.
extension cable (with relay board) (RELAY board-DVD board) (Part No. J-2501-091-A)
extension cable (RF board-DVD board) (Part No. J-2501-217-A)
extension cable (DVD board-AMP board) (Part No. J-8000-024-A)
extension cable (DVD board-AMP board (Part No. J-2501-198-A)
4
Page 5
Location Of Controls
Front Panel
SECTION 2

GENERAL

HCD-S888
This section is extracted from instruction manual.
STANDBY
1 POWER switch 2 STANDBY indicator 3 Disc slot 4 A (Eject) 5 H (play) 6 X (pause) 7 x (stop) 8 ./> PREV/NEXT, PRESET –/+
Rear Panel
FUNCTION BAND DISPLAY
9 PHONES jack q; VOLUME control qa SOUND FIELD –/+ qs DISPLAY qd BAND qf FUNCTION qg Front panel display
(remote sensor)
qh
PHONES
FRONT
CENTER
REAR
R
R
SPEAKER
FRONT L
REAR L
SUB
WOOFER
AUDIO
OUT
1 SPEAKER jacks 2 AM antenna 3 COMPONENT VIDEO OUT/SCAN
SELECT switch
4 VIDEO 1 jacks 5 VIDEO 2 jacks
AM
COAXIAL
FM
75
R
OPTICAL DIGITAL
IN
VIDEO 2
S VIDEO (DVD ONLY)
SCAN SELECT
SELECTABLE
INTERLACE
COMPONENT
VIDEO OUT
AUDIO OUT
VIDEO OUT VIDEO IN
LR LR
LR
AUDIO IN VIDEO IN
VIDEO 1
AUDIO IN
YPB/CBPR/C
COMPONENT VIDEO OUT
6 DIGITAL IN (OPTICAL) jack 7 MONITOR OUT (VIDEO/S VIDEO)
jacks
8 COMPONENT VIDEO OUT jacks 9 FM 75 COAXIAL antenna jack 0 SUBWOOFER AUDIO OUT jack
VIDEO
MONITOR
OUT
5
Page 6
HCD-S888
e
Front Panel Display
When playing back a DVD
Current sound
DIGITAL
PRO LOGIC
Current surround for mat
Playing status
PCM
TITLE CHAPTER H M S
Current title number
Current chapter number
Playing time Current repeat mod
When playing back a Super Audio CD, CD, VIDEO CD, or MP3
Current index number (The index indicator does not appear
Current sound
SACD
PCM
Playing status
Current track number Current play mode
during Super Audio CD or MP3 playback.)
TRACK INDEX M S
Playing time
When listening to the radio
Lights up when you can
ANGLE
REPEAT 1
Lights up during PBC playback (VIDEO CD only)
REPEAT 1
PROG PBC
SHUFFLE
FM AM
Current band
Preset number Monaural/Stereo effect
TUNED MONO ST
MHz
Current station
6
Page 7
HCD-S888
Remote
123
456
7
89
>
10
10/0
1 TV [/1 (on/standby)
2 Z (EJECT) 3 NAME 4 STEREO/MONO 5 MEMORY 6 CLEAR
7 PLAY MODE 8 AUDIO 9 ANGLE q; SUBTITLE qa VOL +/– qs ./> PREV/NEXT, TV CH –/+,
PRESET –/+
qd H PLAY/SELECT qf DVD TOP MENU qg DVD DISPLAY qh C/X/x/c/ENTER
qj DVD SETUP qk 1 (standby)
ql DIMMER w; TV/VIDEO wa REPEAT ws MUTING wd TIME wf FUNCTION
Note
This remote control glows in the dark. However, before glowing, the remote must be exposed to light for awhile.
wg BAND wh Number buttons wj SOUND FIELD wk DISPLAY wl ENTER e; COMMAND MODE DVD TV switch
ea m/M/
/ SLOW, TUNING –/+
es x STOP ed X PAU SE ef DVD MENU eg O RETURN eh AMP MENU
7
Page 8
HCD-S888
• This set can be disassembled in the order shown below.

3-1. Disassembly Flow

SET
FRONT PANELSECTION, SIDE PANEL (L)/(R)
SECTION 3

DISASSEMBLY

I/O BOARD
SEL BOARD
DVD BOARD
MECHANISM DECK SECTION (CDM72B-DVBU12)
POWER S/W BOARD, DDCON BOARD
POWER BOARD
OPTICAL PICK-UP BLOCK
(DVBU12)
HOLDER (AT) ASSY. RETAINER (CHASSIS) BLOCK
BELT (L2)
AMP BOARD
RELAY BOARD
PULLEY (SPT) ASSY
PULLEY (RTR) ASSY
BELT (CK)
BELT (CK), MOTOR (CK) ASSY (M751)
8
Page 9
Note: Follow the disassembly procedure in the numerical order given.
)

3-2. Front Panel Section, Side Panel (L)/(R)

3
0
two screws (BVTP3
×
8)
qa
side panel (L)
8
connector (CN803)
9
front panel section
1
4
connector (CN900)
three screws (BVTP3
×
8)
qs
two screws
(BVTP3
×
HCD-S888
8)
7
3-3. I/O Board
connector (CN802)
6
connector (CN804)
5
3
two flexible flat cables (CN202, 203)
connector (CN805)
5

I/O board

2
three screws
(BVTP3
×
8)
1
flexible flat cable (CN201)
2
connector (CN205
4
qd
six screws
(BVTP3
×
side panel (R)
8)
9
Page 10
HCD-S888
)
r
3-4. SEL Board
3
screw
(DIA. 2.6
4
retainer
×
5
8)

SEL board

2
claw
1
screw (DIA. 2.6
×
8
3-5. DVD Board
8
power cord block
7
connector (CN900)
9
two screws
(BVTP3
×
0
retainer
5
8)
flexible board (CN401)
1
flexible flat cable
(CN005)
qa
two screws (BVTP3
2
flexible flat cable
(CN006)
qs

DVD board

×
8)
3
flexible flat cable
(CN001)
4
flexible flat cable
(CN004)
6
connecto (CN008)
10
Page 11

3-6. Mechanism Deck Section (CDM72B-DVBU12)

1
flexible flat cable
(CN701)
3
mechanism deck (CDM72B-DVBU12)
HCD-S888
2
four screws
×
(BVTP3
8)
3-7. POWER S/W Board, DDCON Board
6
four screws
(BTP2
×
6)
7
5
power button section
4
connector (CN901)
0
two screws (BVTP3
×
8
flexible flat cable (CN814)
8)
POWER S/W board
2
four screws
(BVTP3
3
×
8)
1
connector (CN902)
9
connector (CN807)
qa
DDCON board
11
Page 12
HCD-S888
)
3-8. POWER Board
4
three screws
(BVTP3
9

POWER board

8
power sheet
3
connector (CN902)
×
8)
2
connector (CN903)
1
connector (CN904)
6
power sheet
5
screw
(BVTP3
×
8)
3-9. AMP Board
1
two wires (flat type) (CN301, 305)
3
connector (CN904)
7
2
connector (CN302)
4
three screws
(BVTP3
×
8)
5
screw
(BVTP3
6
earth plate
8
×
8)

AMP board

12
7
two screws
(BVTP3
×
8
Page 13
3-10. Optical Pick-up Block (DVBU12)
k
HCD-S888
3-11. RELAY Board
1
screw
(PTPWHM2.6)
8
connecter (CN706)
9

RELAY board

7
connector (CN702)
2
optical pick-up bloc (DVBU12)
5
4
two screws
(BTP2.6
×
6)
3
connector (CN741)
1
three screws
(BTP2.6
× 6
6
two connector (CN703, 707)
2
retainer
)
13
Page 14
HCD-S888
k
3-12. Holder (AT) Assy, Retainer (Chassis) Block
2
three screws
(BTP2.6
×
8)
1
tension spring (S5)
3
holder (AT) assy
4
four screws
(BTP2.6
5
×
6)
retainer (chassis) bloc
3-13. Belt (L2)
1
two gears (S1)
2

belt (L2)

3
pulley (LDG)
14
Page 15
3-14. Pulley (RTR) Assy
2
gear (L4)
3
torsion spring (L)
A
1
Rotate the pulley (RTR) assy in the direction of arrow to disengage the shaft of the pulley (RTR) assy from the hole of the chassis (refer to fig. 1), and remove it.

pulley (RTR) assy

B
Tilting the pulley (RTR) assy in the direction of arrow B, move it over the claw and the connector of the chassis.
HCD-S888
A
boss
claw
connector
shaft (pulley (RTR) assy)
3-15. Belt (CK)
front
– bottom view –
fig. 1
3
5
pulley (LCG)
hole

belt (CK)

1
two bushings (CDM72)
2
gear (L5)
4
pulley (L5)
15
Page 16
HCD-S888
3-16. Pulley (SPT) Assy
2
3
gear (S2)

pulley (SPT) assy

4
torsion spring (72)
5
gear (SPT)
6
gear (KT)
3-17. Belt (CK), Motor (CK) Assy (M751)
2
belt (CK)
3
pulley (CKG)
1
busing (CDM72)
hole
shaft (pulley (SPT) assy
1
Rotate the pulley (SPT) assy to fit position of the shaft to the hole of the chassis.
16
4
two solders
5
two screws
(BTP2.6
×
7
motor (CK) assy (M751)
6
CK MOTOR board
6)
Page 17
• This set can be assembled in the order shown below.

4-1. How To Install Pulley (SPT) Assy

4
gear (S2)
SECTION 4

ASSEMBLY

gear (S2)
5
pulley (SPT) assy
3
torsion spring (72) (Note)
2
gear (SPT)
HCD-S888
gear (SPT)
Note: installation of torsion spring (72)
gear (KT)
gear (SPT)

4-2. How To Install Pulley (RTR) Assy

1
gear (KT)
torsion spring (72)
gear (S2)
pulley (RTR) assy
pulley (RTR) assy
gear (S2)
17
Page 18
HCD-S888

4-3. How To Install Rotary Encoder (Mode) (S741)

cam (CDM72)
linearly
2
s
crew
(BTP2.6
1
ENCDER board
×
6)
rotary encoder (mode) (S741)
-bottom view-
4
3
rotary encoder (mode)
(S741)
s
crew
(PWH,2
×
6)
18
Page 19
SECTION 5

TEST MODE

HCD-S888
Ver 1.1 2003.07
[GENERAL DESCRIPTION]
The Test Mode allows you to make diagnosis and adjustment easily using the remote commander and monitor TV. The instructions, diagnostic results, etc. are given on the on-screen display (OSD). After parts related to the servo circuit (RF amplifier (IC001), DSP (IC401), motor driver (IC501), EEPROM (IC302) so on) are replaced, re-adjusting the servo circuit is necessary. Select “ALL” at “1. DRIVE AUTO ADJUSTMENT” (Refer to page 20 inTEST MODE) and adjust DVD-SL (single layer), CD and DVD-DL (duallayer).
[TEST DISC LIST]
Use the following test disc on test mode. TDV-520CSO (DVD-SL): PART No. J-2501-236-A LUV-P01 (CD): PART No. 4-999-032-01 TDV-540C (DVD-DL): PART No. J-2501-235-A Note:Do not use exiting test disc for DVD.
[STARTING TEST MODE]
1. Press the [POWER] button to turn the power on, and set the function to DVD.
2. While pressing the x and [DISPLAY] button, turn the
[VOLUME] knob clockwise to enter the test mode.
3. It displays “TEST MODE” on the fluorescent indicator tube, and displays the Test Mode Menu on the monitor screen as follows. (At the bottom of the menu screen, the model name and revision number are displayed)
Test Mode Menu
0. Syscon Diagnosis
1. Drive Auto Adjustment
2. Drive Manual Operation
3. Mecha Aging
4. Emergency History
5. Mecha Error History
6. Version Information
7. Video Level Adjustment Exit: POWER Key
Model :DAV-Sxxx Revision :x.xx
4. To execute each function, select the desired menu and press its number on the remote commander (RM-SS880).
5. To release from test mode, press the the power off.
[POWER] button and turn
[OPERATING TEST MODE]
0-0. Quit
Quit the Syscon Diagnosis and return to the Test Mode Menu.
0-1. All (All items continuous check)
This menu checks all diagnostic items continuously. Normally, all items are checked successively one after another automatically unless an error is found, but at a certain item that requires judgment through a visual check to the result, the following screen is displayed for the key entry.
• Example display
### Syscon Diagnosis ###
Diag All Check
No.2 Version
2-3. ROM Check Sum
Check Sum = 2320
Press NEXT Key to Continue Press PREV Key to Repeat
For the ROM Check, the check sum calculated by the Syscon is output, and therefore you must compare it with the specified value for confirmation. Following the message, press the [NEXT ] button to go to the next item, or press the [ PREV] button to repeat the same operation again. To quit the diagnosis and return to Check Menu screen, press the
.
>
[RETURN] key on the remote commander to display Check Menu.
• Error occurred
If an error occurred, the diagnosis is suspended and error is displayed. Press the [RETURN] key on the remote commander to quit the diagnosis, or press the [ PREV] button to repeat the same check where an error occurred, or press the [NEXT ] button to continue the check from the item next to faulty item.
General Description of Checking Method
Selecting 2 and subsequent items calls the submenu screen of each item. And selecting 2 and subsequent items executes respective menus and outputs the results. For the contents of each submenu, see “Check Items List” as below.
.
>
0. SYSCON DIAGNOSIS
The same contents as board detail check by serial interface can be checked from the remote commander operation. On the Test Mode Menu screen, press [10/0] key on the remote commander, and the following Check Menu will be displayed.
### Syscon Diagnosis ###
Check Menu
0. Quit
1. All
2. Version
3. EEPROM
4. SPIO
5. SD Bus
6. Video
7. Audio
Check Items List:
0-2. Version
0-2-1. All 0-2-2. Revision 0-2-3. ROM Check Sum 0-2-4. Model Type 0-2-5. Region
0-3. EEPROM Check
0-3-1. Sampling Check
0-3-2. Detail Check 0-4. GP I/O Check 0-5. SD Bus Check 0-6. Video Check 0-7. Audio Check
19
Page 20
HCD-S888
0-2. Version
0-2-2. Revision
The revision number of ROM (IC204) that the program for the DVD system processor (IC206) is stored. (4 digits hexadecimal number)
0-2-3. ROM Check Sum
The revision number of ROM (IC204) that the program for the DVD system processor (IC206) is stored.
0-2-4. Model Type
Model name is displayed. (DAV-S888)
0-2-5. Region
Model destination code is displayed. (2 digits number)
0-3. EEPROM Check
0-3-1. Sampling Check
EEPROM check at every 64 words. It compares read data with write data of each address. When there are discrepancies between two data, it displays error.
0-3-2. Detail Check
EEPROM check at every 1 word. It compares read data with write data of each address. When there are discrepancies between two data, it displays error.
0-4. GP I/O Check
Pull up/down setting check of the DVD system processor (IC206) pin 150, 151 and 154 (for clock setting port).
0-5. SD Bus Check
SD bus data check between DVD decoder (IC701) and D-RAM (IC706).
0-6. Video Check
Output the color bars for video level adjustment.
0-7. Audio Check
Output the test signal (1kHz sine wave) for 5.1 CH test.
1. DRIVE AUTO ADJUSTMENT
On the Test Mode Menu screen, press the [1] key on the remote commander, and the Adjustment Menu will be displayed.
## Drive Auto Adjustment ##
Adjustment Menu
0. ALL
1. DVD-SL
2. CD
3. DVD-DL
1-0. ALL
Press the [10/0] key on the remote commander, and the servo set data in EEPROM will be initialized. Then, 1. DVD-SL disc, 2. CD disc and 3. DVD-DL disc are adjusted in this order. Each time one disc was adjusted, it is ejected. Replace it with the specified disc following the message. You can finish the adjustment by pressing the [RETURN] button on the remote commander.
Note: During adjustment of each disc, the measurement for disc type judg-
ment is made. As automatic adjustment does not judge the disc type unlike conventional models, take care not to insert wrong type discs. Also, do not give a shock during adjustment.
1-1. DVD-SL (single layer)
Press the [1] key on the remote commander and insert a DVD single layer disc following the message. Then the adjustment will be made through the steps below, then adjusted values will be written to the EEPROM.
DVD Single Layer Disc Adjustment Steps:
1. Sled tilt reset
2. Disc check memory SL
3. Wait 300 msec
4. Set disc type SL
5. LD on
6. Spindle start
7. Wait 1 sec
8. Focus servo on 0
9. Auto track offset adjust
10. CLVA on
11. Wait 500 msec
12. Tracking on
13. Wait 1 sec
14. Sled on
15. Check CLV on
16. Auto LFO adjust
17. Auto focus offset adjust
18. Auto tilt position adjust
19. Auto focus gain adjust
20. Auto focus offset adjust
21. EQ boost adjust
22. Auto loop filter offset adjust
23. Auto track gain adjust Search Check
24. 32 track jump forward
25. 32 track jump reverse
26. 500 track jump forward
27. 500 track jump reverse
28. All servo stop
29. EEP copy loop filter offset
1-2. CD
Press the following the message. Then the adjustment will be made through the steps below, then adjusted values will be written to the EEPROM.
[2] key on the remote commander and insert a CD disc
Exit: RETURN
Normally, [10/0] is selected to adjust DVD (single layer), CD and DVD (dual layer) in this order. But, individual items can be adjusted for the case where adjustment is suspended due to an error. In this mode, the adjustment can be made easily through the operation following the message displayed on the screen. The disc used for adjustment must be the one specified for adjustment.
20
CD Adjustment Steps
1. Sled tilt rest
2. Disc check memory CD
3. Wait 500 msec
4. Set disc type CD
5. LD on
6. Spindle start
7. Wait 500 msec
8. Focus servo on 0
9. Auto track offset adjust
10. CLVA on
Page 21
HCD-S888
11. Wait 500 msec
12. Tracking on
13. (TC display start)
14. Wait 1 sec
15. Jitter display start
16. Sled ON
17. Check CLV on
18. Auto loop filter offset adjust
19. Auto focus offset adjust
20. Auto focus gain adjust
21. Auto focus offset adjust
22. EQ boost adjust
23. Auto LFO Adjust
24. Auto track gain adjust Search Check
25. 32Tj forward
26. 32Tj reverse
27. 500Tj forward
28. 500Tj reverse
29. All servo stop
1-3. DVD-DL (dual layer)
Press the [3] key on the remote commander and insert a DVD dual layer disc following the message. Then the adjustment will be made through the steps below, then adjusted values will be written to the EEPROM.
DVD Dual Layer Disc Adjustment Steps:
1. Sled tilt reset
2. Disc check memory DL
3. Wait 500 msec
4. Set disc type DL
5. LD on
6. Spindle start
7. Wait 1 sec
Layer 1 Adjust
8. Focus servo on 0
9. Auto track offset adjust
10. CLVA on
11. Wait 500 msec
12. Tracking on
13. Wait 500 msec
14. Sled on
15. Check CLV lock
16. Auto loop filter offset adjust, Auto focus adjust
17. Auto focus gain adjust
18. Auto focus offset adjust
19. EQ boost adjust
20. Auto loop filter offset adjust
21. Auto Track Gain Adjust Search Check
22. 32 track jump forward
23. 32 track jump reverse
24. 500 track jump forward
25. 500 track jump reverse
Layer 0 Adjust
26. Focus jump (L1 t L0)
27. Auto track offset adjust L0
28. CLVA on
29. Wait 500 msec
30. Tracking on
31. Wait 500 msec
32. Sled on
33. Check CLV lock
34. Auto focus filter offset adjust
35. Auto Focus Adjust
36. Auto focus gain adjust
37. Auto focus offset adjust
38. EQ boost adjust
39. Auto Loop Filter Offset
40. Auto track gain adjust Search Check
41. 32 track jump forward
42. 32 track jump reverse
43. 500 track jump forward
44. 500 track jump reverse
Layer Jump Check
45. Layer jump (L0 ? L1)
46. Layer jump (L1 ? L0)
47. All servo stop
2. DRIVE MANUAL OPERATION
Note: This mode is used for design, and not used in service fundamen-
tally.
On the Test Mode Menu screen, press the [2] key on the remote commander, and the Operation Menu will be displayed. For the manual operation, each servo on/off control and adjustment can be executed manually.
## Drive Manual Operation ##
Operation Menu
1. Disc Type
2. Servo Control
3. Track/Layer Jump
4. Non EEPROM Write Adjust
5. EEPROM Write Adjust
6. Memory Check
7. Disc Check Memory
8. Error Rate Display
9. SACD Water Mark
Exit: RETURN
In using the manual operation menu, take care of the following points. These commands do not provide protection, thus requiring correct operation. The sector address or time code field is displayed when a disc is loaded.
Note:
1. Set correctly the disc type to be used on the Disc Type screen.
2. In case of an alarm, immediately press the x button to stop the servo operation, and press the [POWER] button to turn the power off.
Basic operation:
(controllable from front panel or remote commander)
[POWER] :Power OFF (release the Test Mode)
x : Servo stop
A : Stop and eject/Loading
[RETURN] : Return to Operation Menu or Test
Mode Menu
[ PREV], [NEXT ] :Transition between sub modes of menu
.
>
[1] to [9], [10/0] : Selection of menu items
Cursor o/
O
: Increase/Decrease in manually
adjusted value
21
Page 22
HCD-S888
2-1. Disc Type
Disc Type
Disc Type Select
1. Disc Type Auto Check
2. Set Disc Type DVD
3. Set Disc Type CD
4. Set Disc Type Hybrid
Exit: RETURN
2-1-1. Disc Type Auto Check
1) Press the [1] key on the remote commander to display the Disc Type Auto Check screen.
2) Insert a disc and press the [ENTER] key on the remote commander.
3) It judges the type of inserted disc automatically and displays the disc type and so on as below.
Disc Type Auto Check
Disc Type xx Layer xx Mirr Time xx Mirr Count xx FZC Count xx PI Reference xx PI Peak xx
2-1-3. Disc Type CD It sets up so that it may judge as a disc type of specification of the disc with which the set was inserted.
[1]: CD disc (normal speed, 12 cm) [2]: CD disc (double speed, 12 cm) [3]: CD disc (normal speed, 8 cm) [4]: CD disc (double speed, 8 cm) [5]: CD-RW disc (normal speed, 12 cm) [6]: CD-RW disc (double speed, 12 cm) [7]: CD-RW disc (normal speed, 8 cm) [8]: CD-RW disc (double speed, 8 cm)
2-1-4. Disc Type Hybrid It sets up so that it may judge as a disc type of specification of the disc with which the set was inserted.
[1]: SACD Hybrid disc (SACD layer, 12 cm) [2]: SACD Hybrid disc (CD layer, normal speed, 12 cm) [3]: SACD Hybrid disc (CD layer, double speed, 12 cm) [4]: SACD Hybrid disc (SACD layer, 8 cm) [5]: SACD Hybrid disc (CD layer, normal speed, 8 cm) [6]: SACD Hybrid disc (CD layer, double speed, 8 cm)
2-2. Servo Control
Note: Be sure to perform the disc type setup before performing this item.
Servo Control
1.LD off R.Sled FWD
2.Focus off L.Sled REV
3.SPDL off U.Sled Reset
4.CLVA off D.Sled Limit
5.Trk. off
6.Sled off
7.Fcs.Srch off
8.Fcs.OppL off
ENTER.Execute
Exit: RETURN
Disc Type : CD, DVD or Hybrid (SACD) Layer : SINGLE, DUAL or HYBRID Mirr Time : Mirror time of between disc surface and record
surface when disc type judgment. (hexadecimal number)
Mirr Count : The number of times which mirror counts between
disc surface and record surface when disc type judging.
FZC Count : The number of times which focus zero cross points
of each layer when lens down.
PI Reference: The average of PI reference voltage. (hexadecimal
number)
PI Peak : PI peak level voltage. It performs only when disc
type judgment is successful. (hexadecimal number)
2-1-2. Disc Type DVD It sets up so that it may judge as a disc type of specification of the disc with which the set was inserted.
[1]: DVD single layer disc (12 cm) [2]: DVD dual layer disc (0 layer, 12 cm) [3]: DVD dual layer disc (1 layer, 12 cm) [4]: DVD-RW disc (12 cm) [5]: DVD single layer disc (8 cm) [6]: DVD dual layer disc (0 layer, 8 cm) [7]: DVD dual layer disc (1 layer, 8 cm) [8]: DVD-RW disc (8 cm)
0.All Servo Off
Exit: RETURN
On this screen, the servo on/off control necessary for replay is executed. Normally, turn on each servo from 1 sequentially and when CLVA is turned on, the usual trace mode becomes active. In the trace mode, DVD sector address or CD time code is displayed. This is not displayed where the spindle is not locked. The spindle could run overriding the control if the spindle system is faulty or RF is not present. In such a case, do not operate CLVA.
[1] LD : Turn on/off the laser. [2] Focus : Search the focus and turn on the focus. [3] SPDL : Turn on/off the spindle. [4] CLVA : Turn on/off normal servo of spindle servo. [5] Trk. : Turn on/off the tracking servo. [6] Sled :Turn on/off the sled servo. [7] FCS. Srch : Turn on/off the focus search. [8] FCS. OppL : Turn on/off the focus search to another
(opposite) layer of designated layer in Disc Type setting. (dual layer disc only)
[10/0] : All servo off. [R] Sled FWD (right cursor) : Move the sled forward. [L] Sled REV (left cursor) : Move the sled reverse. [U] Sled FWD (up cursor) : Reset the sled. [D] Sled REV (down cursor): Limit in the sled.
22
Page 23
HCD-S888
2-3. Track/Layer Jump
Track/Layer Jump
1. 1Tj FWD R.Lj L0>L1
2. 1Tj REV L.Lj L1>L0
3.500Tj Fine FWD U.Fj L0>L1
4.500Tj Fine REV D.Fj L1>L0
5.10kTj Dirc FWD
6.10kTj Dirc REV
7.20kTj Dirc FWD
8.20kTj Dirc REV
0. All Servo Off
Exit: RETURN
On this screen, track jump, etc. can be performed. Only for the DVD dual layer disc, the focus jump and layer jump are displayed in the right field
[1] 1Tj FWD : 1 track jump forward. [2] 1Tj REV : 1 track jump reverse. [3] 500Tj FWD: 500 track jump (fine search)forward. [4] 500Tj REV : 500 track jump (fine search) reverse. [5] 10kTj FWD: 10k track jump (direct search) forward. [6] 10kTj REV : 10k track jump (direct search) reverse. [7] 20kTj FWD: 20k track jump (direct search) forward. [8] 20kTj REV : 20k track jump (direct search) reverse. [10/0] : All servo off.
2-4. Non EEPROM Write Adjust
2-5. EEPROM Write Adjust
EEPROM Write Adjust
1. Focus Offset
2. Focus Gain
3. Trk. Offset Coarse
4. ——————
5. Trk. Gain
6. EQ Boost
0.All Servo Off
Exit: RETURN
On this screen, each item can be adjusted automatically. Select the desired number selected item is adjusted automatically.
[1] to [10/0] from the remote commander, and
[1] Focus Offset: Adjusts focus offset. [2] Focus Gain : Adjusts focus gain. [3] TRK. Offset : Adjusts tracking offset of the RF amp
(IC001) side.
[5] TRK. Gain : Adjusts track gain. [6] EQ Boost : Adjusts amount of boost of equalizer. [10/0] : All servo off.
2-6. Memory Check
Display images are shown as follows, and all two screens are able to switch by theOkey (UP) or okey (DW).
Non EEPROM Write Adjust
1. Focus Offset
2. Focus Gain
3. Trk. Offset Coarse
4. Trk. Offset Fine
5. Trk. Gain
6. EQ Boost
0.All Servo Off
Exit: RETURN
On this screen, each item can be adjusted manually. Select the desired number setting for the selected item will be displayed, then increase or decrease numeric value with theOkey or okey. This value is stored in the EEPROM. If CLV has been applied, the jitter is displayed for reference for the adjustment.
[1] to [10/0] from the remote commander, and current
[1] Focus Offset: Adjusts focus offset. [2] Focus Gain : Adjusts focus gain. [3] TRK. Offset : Adjusts tracking offset of the RF amp
(IC001) side.
[4] TRK. Offset : Adjusts tracking offset of the DSP (IC401)
side.
[5] TRK. Gain : Adjusts track gain. [6] EQ Boost : Adjusts amount of boost of equalizer. [10/0] : All servo off.
EEPROM Data 1/2 CD SL L0 L1 Focus Gain xx xx xx xx Trk. Gain xx xx xx xx Focus Offset xx xx xx xx Trk. Offset xx xx xx xx EQ. Boost xx xx xx xx PI Level xx xx -- -­Fcs. Balance -- xx -- -­Jitter xx xx xx xx Mirror Time xx xx xx -­FE Level -- xx -- -­Traverse Lv1. -- xx -- -­Next:DW Default:CLR Exit:RET
EEPROM Data 2/2 CDRW DVDRW Focus Gain xx xx Trk. Gain xx xx Focus Offset xx xx Trk. Offset xx xx EQ. Boost xx xx
Next:UP Default:CLR Exit:RET
On this screen, current servo adjusted data stored in the EEPROM are displayed. The adjusted data are initialized by pressing the
[CLEAR] key, but be careful that they are not recoverable after
initialization. Before clearing the adjusted data, make a note of the set data. This screen will also appear if [0]-All is selected in the Drive Auto Adjustment. In this case, default setting cannot be made.
23
Page 24
HCD-S888
2-7. Disc Check Memory
Disc Check Memory
1. SL Disc check
2. SL Disc check
3. SL Disc check
Exit: RETURN
On this screen, measure the mirror time of chucked disc, and write to the EEPROM.
2-8. Error Rate Display
Error Rate Display
UC CR ADD
PI1 Err Now xx xxxx xxxxxxxx
Max xx xxxx xxxxxxxx Avg xx xxxx xxxxxxxx
PI2 Err Now xx xxxx xxxxxxxx
Max xx xxxx xxxxxxxx Avg xx xxxx xxxxxxxx
PO Err Now xx xxxx xxxxxxxx
Max xx xxxx xxxxxxxx Avg xx xxxx xxxxxxxx
Exit: RETURN
On this screen, measure and display the error rate.
3. MECHA AGING
On the Test Mode Menu screen, selecting [3] executes the aging of the mechanism deck.
### Aging Test MENU ###
Operation Menu
1. Open/Close Test
Exit: RETURN
1) On the Aging Test MENU screen, press the [1] key on the remote commander to display the Open/Close Test screen.
2) Insert discs and press the [ENTER] key on the remote commander.
3) Is starts the aging. During aging, the disc number, operating status and repeat cycle are displayed. Aging can be aborted at any time by pressing the x key. After the operation is stopped, press the x key or
[RETURN] key aging to return to the Aging Test MENU.
4. EMERGENCY HISTORY
On the Test Mode Menu screen, selecting [4] displays the information such as servo emergency history. The history information from last 1 up to 10 can be scrolled with theOkey orokey. Also, specific information can be displayed by directly entering that number with ten keys.
UC : Incorrect value CR : Correct value Add : Address
2-9. SACD Water Mark Check
SACD Water Mark Check
PSP AMP PSN
Start: ENTER Exit: RETURN
On this screen, measure the PSP AMP value and PSN value of SACD water mark.
### EMG. History ###
Laser Hours CD xxxxhxxm
DVD xxxxhxxm
a. bb xx xx xx xx xx xx xx
xx xx xx xx xx xx xx xx
a. bb xx xx xx xx xx xx xx
xx xx xx xx xx xx xx xx
Select:1-9 Scroll:UP/DOWN (1.Latest EMG.) Exit: RETURN
xxxxhxxm: The laser on total hours. Data below minutes are
omitted. a. : Error number. bb :Error code. xx :Not used.
• Clearing History Information
Clearing laser hours:
Press the Then both CD and DVD data are cleared.
Clearing emergency history:
Press the [DVD TOP MENU] and [CLEAR] keys in this order.
Initializing set up data:
Press [DVD MENU] and [CLEAR] keys in this order. The data have been initialized when “Set Up Initialized” message is displayed. The EMG. History screen will be restored soon.
[DVD DISPLAY] and [CLEAR] keys in this order.
24
Page 25
HCD-S888
• Code list of Emergency History
10: Communication to RF AMP (IC001) failed. 11: Each servo for focus, tracking, and spindle is unlocked. 12: Check sum error of EEPROM (IC203). 14: Communication to servo DSP (IC401) failed, or servo DSP
decoder (IC801) is faulty.
15: Communication to DVD decoder (IC701) failed, or DVD
decoder (IC801) is faulty.
16: Communication to DSD decoder (IC801) failed, or DSD
decoder (IC801) is faulty.
20: Initialization of sled servo failed. It is not placed in the ini-
tial position. 23: Sled servo operation error. 24: Made a request to move the sled servo to wrong position. 30: Tracking balance adjustment error. 31: Tracking gain adjustment error. 33: Focus bias adjustment error. 34: Focus gain adjustment error. 35: Equalizer adjustment error. 40: Focus servo does not operate. 41: With a DVD dual layer disc, focus jump failed. 50: CLV (spindle) servo does not operate. 51: Spindle does not stop. 60: Made a request to seek nonexistent address. 61: Seek error of retry more than regulated times. 70: Control data could not be read. 80: Disc reading failed.
5. MECHA ERROR HISTORY
On the Test Mode Menu screen, selecting [5] displays the information of mechanism deck error history. The history information from last 1 up to 8 can be scrolled with theOkey orokey. Also, specific information can be displayed by directly entering that number with ten keys.
aa: Initialization is completed or not.
FF : Complete. other number : Not complete.
bb: Operating status of mechanism deck at an error occurred.
(lod sq jcp) 00 : Initializing. 10 to 15 : Open operating. 16 to 19 : Kicking cause open failed. 1A to 1F : Open operating. 20 to 27 : Complete the open operation. 28 : No disc and complete the open operation. 29 to 2F : Complete the open operation. 30 to 3F : Close requesting. 40 to 4F : Open requesting. 50 to 5F : Close operating. 60 to 6F : Complete the chucking operation. 80 to 8F : Complete the release operation.
(BU is home position) 90 to 9F : BU down operating. A0 to AF : Opening/closing the shutter. Or stationary state in
open/close the shutter is enablement. B0 to BF : BU up requesting. C0 to CF : BU down requesting. D0 to DF : BU upping. E0 to EF : No disc checking in disc loading.
cc: Operating status of mechanism deck at an error occurred.
(lod oq jcp) 00 : Complete the operation. 10 to 1F : Open operating. 20 to 2F : Close operating. 30 to 3F : Release operating. 60 to 6F : Chucking operating. 70 to 7F : Kicking operating. 80 to 8F : Returning the BU to home position. (after kicking)
### Mecha Error History ###
1. aa bb cc xx xx xx xx xx
2. aa bb cc xx xx xx xx xx
3. aa bb cc xx xx xx xx xx
4. aa bb cc xx xx xx xx xx
5. aa bb cc xx xx xx xx xx
6. aa bb cc xx xx xx xx xx
7. aa bb cc xx xx xx xx xx
8. aa bb cc xx xx xx xx xx
Scroll:UP/DOWN
(1.Latest Err.) Exit: RETURN
25
Page 26
HCD-S888
6. VERSION INFORMATION
On the Test Mode Menu screen, selecting [6] displays the ROM version and region code. The parenthesized hexadecimal number in version field is checksum value of ROM.
## Version Information ##
IF con. Ver.x. xx
SYScon. Ver.x. xx (xxxx)
Model DAV-Sxxx Region 0x
Front End Ver.x.xx
Exit: RETURN
IF con. : The version of system controller (IC901). SYScon. : The version of DVD system processor (IC206). Front End: The version of mechanism controller (IC301).
7. VIDEO LEVEL ADJUSTMENT
On the Test Mode Menu screen, selecting [7] displays color bars for video level adjustment. During display of color bars, OSD disappears but the menu screen will be restored if pressing the
[RETURN] key.
26
Page 27
6-1. Block Diagrams – RF SERVO Section –
HCD-S888
SECTION 6

DIAGRAMS

DETECTOR
OPTICAL PICK-UP
BLOCK
(TDP022W)
LASER
CD LD
DIODE
(FOR CD)
LASER
DVD LD
DIODE
(FOR DVD)
INLIM
FCS+ FCS–
2AXIS DEVICE FOCUS/
COIL
TRK+ TRK–
TRACKING
RF
A B C D
PD
SW
F
E
(SPINDLE)
D
AUTOMATIC POWER
CONTROL (FOR CD)
Q002
AUTOMATIC POWER
CONTROL (FOR DVD)
Q001
LASER DIODE
SELECT
Q301
M2
(SLED)
M1
MM
CBA
MM
• SIGNAL PATH : CD PLAY : DVD PLAY : SACD PLAY
ATOP
DVDRFP
1
63
3 4 5 6
18 17
B
12
A
11
D
10
C
9
B
16
A
15
D
14
C
13
22
24 23
21
36
36 48 37 1
34 3 35 4
32 31 30 29
27 28
47 46
ATON
RFSIN
A2 B2 C2 D2
CD E CD F
A B C D
CD A CD B CD C CD D
CDLD
CDPD DVDPD
DVDLD
V125
FOCUS/TRACKING COIL DRIVER, SPINDLE, SLED MOTOR DRIVER
IC501
BUFFER
FOCUS COIL
DRIVE
TRACKING COIL
DRIVE
SLED MOTOR
DRIVE
SLED MOTOR
DRIVE
SPINDLE MOTOR
DRIVE
BUFFER
FNP
62 61
POWER SAVE
AIP
59
FNN
AIN
60
CD/DVD/SACD RF AMP,
FOCUS/TRACKING ERROR AMP
IC001
4042
7
10
39 19
MUTE12
20
MUTE34
21
MUTE5
22
TSD-M
13
45
: AUDIO : VIDEO
535254
AVC
(1.65V)
FF
FR
TF
TR
WARFI
CDDOUT
117
RFIN
64
DOUT
DIP
55
DIN
RFAC
SDATA
SCLK SDEN
MIRR
LDON
FF FR
TE
FE
7 8
44 43
97 60
63 73
62
57
47 46 48
39 40 42MNTR
27
26
76 31
LDSEL
FCS JMP 1 FCS JMP 2
SLED B SLED A
DSAVE MUTE 2D
SP ON TSD
FG
28
LD ON
SLED
DATA_RF
CLK_RF
SDEN
MIRR
INLIM
61
TE FE
PI
TE
FE PI
CLK_RF
DATA_RF
82
83
SDATA RF
AMP
IC402 (1/2)
SDEN
2
SDEN
SDCLK RF
50
RFAC
DIGITAL SIGNAL PROCESSOR,
DIGITAL SERVO PROCESSOR
IC401
SSTP
26
41
TE
40
SE FE
39 43
RFDC
VC
38
CE
42
FF
33
FFDR
FR
34
FRDR
TF
31
TFDR
TR
32
TRDR
SFDR
29
SRDR
30
MIRR
PI
FE
TE
67PI66
65
FE
TE
MECHANISM
CONTROLLER
IC301 (1/2)
PCMD
BCLK LRCK C2PO
WDCK
WFCK
SBSO EXCK
XTAI
MDP
XRST
MD2
SCOR
DATA CLOK
XLAT SENS SQSO SQCK
LOCK
GFS
MUTE
COUT SCLK
FOK
MIRR
66
BCLK
67
LRCK
65
C2PO
14
GSCOR
17
WFCK
10
SBSO
79
EXCK
80
SCOR
CLOCK
GENERATOR
IC303
10 3
71
25
2
63
15
4 6 5
7 76 77
24 13
3
19
8 22 20
3
26
49 50 27
9 52 54
75 71 59
30 72 74 29
DOCTR/ ISBTEST
SCOR
DATA CD CLOK CD LAT CD SENS CD SQSO SQCK
LOCK CD GFS CD MUTE CD
COUT CD SCLK CD FOK CD MIRR
7 8
XTI
SO2
MO1
13 9
27M
768FS
BUFFER
IC703 (2/2)
98
JIT OFFSET
SDOUT DSD
READY DSD
MUTE DSD
X302
27MHz
XTO
SO3
SO1
XDRST
XRD
XWR
XCS DVD INT0 DVD INT1 DVD
GFS DVD
XRST DVD
SACD/DVD
EEP RDY
EEP SI
EEP CLK
EEP CS
SDIN DSD
SCK DSD
XMSLAT
JIT
14-21
D0 – D7
89-96
A0 – A7
85 84 12 22 23
58
25
45
64
77
6
5
100
99
47 46 24 51 48 53
BCLK LRCK C2PO GSCOR
WFCK SBSO EXCK SCOR
COMPARATOR
IC703 (1/2)
5
SDA
6
SCL
7
WP
MSDATO
MSDATI
MSCK
XMSLAT SHRRDY SHRMUT
160
MDAT
158
BCK
163
LRCK
155
C2PO
146
GSCOR
151
WFCK
148
SBIN
147
EXCK
150
SCOR
DVD DECODER
167
XTA1
169
XTA2
170
XTAL
137
MDIN2
135
SPO
D0 – D7
172-176, 1, 2, 4
A0 – A7
5, 7, 9-14
17
XRD
18
XWR
19
XCS
20
XINT0
21
XINT1
107
GFS
164
XRST
EEPROM
IC302
IC701
AEP0
109
HDB0 – HDB7
XDCK XSAK HDB8 XSHD
MNT2
MDB0 – MDB9,
MDBA – MDBF
MA0 – MA9
WE
XMOE
XRAS XCAS
XSRQ
MNT1
53
92
44, 41, 39, 35,
48 46 26 49
93
66-69, 71, 73-75, 96, 97,
79, 80, 82-87,
76 94 78 95
AV DATA BUS
32, 30, 27, 24
XDCK XSAC
SDEF
XSHD
2-5, 7-10,
41-44, 46-49
99, 101, 102, 104-106
89, 91
27-32
21-24,
17
WE
33
OE
18
RAS
34
UCAS
35
LCAS
SACD/DVD
SELECT
IC814
XMSLAT, SHRRDY, SHRMUT
I/O0 – I/O15A0 – A9
16Mbit D-RAM
IC706
MSDATO, MSDATI, MSCK,
SD0 – SD7
(for AUDIO SYSTEM)
SD0 – SD7
(for VIDEO SYSTEM)
XDCK, XSAC, SDEF, XSHD
(for AUDIO SYSTEM)
XDCK, XSAC,, SDEFF (for VIDEO SYSTEM)
WCK
768FS
27M
XRST_DSD
XSRQ
XSRQ-ZIVA
A B
C
D
E
F
G
H
I
J
K L
M
AUDIO (DSP)
SECTION
AUDIO (DSP)
SECTION
AUDIO (DSP)
SECTION
VIDEO
SECTION
AUDIO (DSP)
SECTION
VIDEO
SECTION
AUDIO (DSP)
SECTION
AUDIO (DSP)
SECTION
VIDEO
SECTION
AUDIO (DSP)
SECTION
AUDIO (DSP)
SECTION
VIDEO
SECTION
AUDIO (DSP)
SECTION
2727
Page 28
HCD-S888
– Audio (DSP) Section –
RF SERVO
SECTION
RF SERVO
SECTION
RF SERVO
SECTION
RF SERVO
SECTION
RF SERVO
SECTION
RF SERVO
SECTION
RF SERVO
SECTION
RF SERVO
SECTION
VIDEO
SECTION
RF SERVO
SECTION
VIDEO
SECTION
VIDEO
SECTION
AUDIO OUT,
PANEL
SECTION
WARFI
A
WCK
G
SD0 – SD7
C
SDEF, XSHD, XDCK, XSAK
E
768FS
H
MSDATO, MSDATI, MSCK, XMSLAT, SHRRDY, SHRMUT
M
XRST_DSD
J
XSRQ
K
TDOSA, TDISA, TCK, TMS, TRST
N
CDDOUT
B
SPDIF
O
COAXIAL
FM
75
AM
AV0 – AV2
P
RSTAD
S
D5V
AV DATA BUS
J205 (1/4)
VIDEO 1
AUDIO IN
J206 (1/3)
VIDEO 2
AUDIO IN
FM/AM TUNER PACK
FM ANT
L-CH
GND
R-CH
AM ANT
GND
TUNED
FM-DET
DI
DO
CK CE
REFERENCE VOLTAGE
GENERATOR
IC402 (2/2)
XDCK XSAK SDEF XSHD
DIGITAL IN
L
R
L
R
R-CH
TUDI
TUDO
TUCLK
TCE
TUN
DET AMP
Q201
LEVEL SHIFT
LEVEL SHIFT
OPTICAL
VIDEO 2
R-CH
R-CH
IC812
IC813
MSDATO MSDATI MSCK XMSLAT SHRRDY SHRMUT
TDOSA TDISA TCK TMS TRST
OPTICAL RECEIVER
AMP
Q221
4
X201
4.332MHz
IC204
Q205
MUX
XI XO 13 14
127
WAVRB
126
WARFI
123
WCK
169 – 176
SD0 – SD7
SDCK
166
XSAK
167
SDEF
168
XSHD
165
MCKI
11
MSDATO
6
MSDATI
4
MSCK
3
XMSLAT
2
MSREADY
7
SMUTE
10
XRST
9
XSRQ
164
TDO
29
TDI
27
TCK
26
TMS
30
TRST
31
AUDIO INPUT
SELECTOR
IC202
2
Y2
1
Y0
5
Y1
AB
10 9
AV2
2
RDATA
16
RCLK
DSD DECODER
IC801
12.288MHz
3
Y
Q206
AV0
RDSD RDSC
RDS DECODER
IC201
PHREFO EXCKO1
X600
DSAL
DSAR
DSAC
DSALFE
DSALS
DSARS
DQ0 – DQ7A0 – A11
XWE
XRAS
XCAS DCKE DCLK
LOW-PASS
FILTER
IC603
64
66
69
71
74
76
62 13
134-131
139-136,
162-159, 157-154,
152, 151, 149, 148
143 145 144 142 141
5
DIN2
4
DIN1
3
DIN0
22
XIN
21
XOUT
20
XMCK
R-CH
9, 11, 12
2, 3, 5, 6, 8,
SD-RAM
A0 – A11
19-24, 27-32
15
WE
17
RAS
16
CAS
34
CKE
35
CLK
DIGITAL AUDIO
INTERFACE
IC606
A/D CONVERTER
IC602
1
DOUT
LIN
BCK
LRCK
5
RIN
SYSCLK
RSTB
16 6
DQ0 – DQ7
16Mbit
IC808
DATA
CKOUT
BCK
LRCK
DI
DO
CL
CE XSTATE XMODE
ERROR
AUDIO
15
14 13
63
DSIFL
64
DSIFR
65
DSICT
66
DSISW
67
DSISL
68
DSISR
62
DSBCKF
52
MCK
EXID1
EXIMCK EXIBCK EXILRCK
EXID2
BCK2 LRCK2
PLOCK
DIGDI
DIGCLK
CSDIR
XST
RSTDIR
DO
EXIMCK
EXILRCK
TUDI TUDO TUCLK TCE TUN
RDSD RDSC
AV0 AV1 AV2
EXID1
EXIBCK
33
52 54 55 53 51
88 94
95 96 48
65
AD-RST
TUN-DI TUN-DO TUN-CLK TUN-CE TUNED
RDS-DATA RDS-CLK
AV-SEL0 AV-SEL1 AV-SEL2
16
13 14 15
36 35 38 37 17 48 34 24
EXID2
BCK2
LRCK2
98
DF-SYNC
DFIL RST2
58
EXID1
59
EXIMCK
55
EXIBCK
56
EXILRCK
57
EXID2
29
BCK2
28
LRCK2
79
INIT
78
SYNC SELEXT
77
ENABLE SWITCH
Q908 – 910
97
DIGITAL AUDIO
PROCESSOR
IC612
DIGDI
7
DIG-DI
DF-SW
F2CSWEX2
DO
25DI8
F2FLREX1
F2SLR
CKOUT
F2BCK
F2LRCK
CSDIR
DIGCLK
20
DIG-CLK
47
46
45
49 43 44
RSTDIR
24
DIR-CE
DIR-XMODE
X601
13.5MHz
DIGDI DIGCLK
XST
PLOCK
LEVEL SHIFT
IC900
22
18
6
DSP-DO
DIR-XST
DIR-ZERO
SYSTEM CONTROLLER
IC901 (1/3)
15
17
DSP-HACN
DSP-GP9
18
SDI1
30
SDI2
114
SDI3
22
KFSIO
17
BCKI1
15
LRCKI1
SIGNAL PROCESSOR
MCLK1
9
12
MCLK2
33
HDIN
34
HCLK
35
HDOUT
32
HACN
68
GP9
19
DIR-ERR
DIGITAL AUDIO
IC607
EXLOCK69GP8
59
23
SDO4
SDO1
SDO2
SDO3
SCKOUT
BCKO
LRCKO
GP10
CS0
WE0
PM
HCS
BST
XRST
Q903
D903
DIR-AD
26
23
24
25
14 20 19 67
D0 – D15A0 – A15
98, 80-77, 75-72
108, 107, 105-102, 99
112, 110, 109,
97-92, 82-85, 66-64
44 45
113 36 56
2
POWER ON
Q490, 492
MUTING
28
DAMP-MUTEN
D490
SCK
BCKO
LRCKO
RSTDSP
D4
D1
D2
D3
7-10, 13-16,
29-32, 35-38
5-1, 44-42,
27-24, 21-18
41
OE
17
WE
PM HCS BST
12V
D0 – D15
S-RAM
IC604
A0 – A15
PM
BST
HCS
13 14 16 12
DSP-CS
DSP-PM
D1 – D4, SCK, BCKO, LRCKO
R-ch is omitted due to same as L-ch.
• SIGNAL PATH
DIGDI, DIGCLK
NSMUTE
RSTDSP
DSP-BST
DSP-RST
: AUDIO : CD PLAY
: DVD PLAY : SACD PLAY
: AUX IN : OPTICAL
: TUNER
Q
DIGITAL IN
T
R
AUDIO OUT,
PANEL
SECTION
AUDIO OUT,
PANEL
SECTION
AUDIO OUT,
PANEL
SECTION
2828
Page 29
– Audio Out, Panel Section –
• SIGNAL PATH : AUDIO
AUDIO (DSP)
SECTION
AUDIO (DSP)
SECTION
AUDIO (DSP)
SECTION
AUDIO (DSP)
SECTION
MECHANICM DECK,
POWER SUPPLY
SECTION
VIDEO
SECTION
VIDEO
SECTION
DIGDI, DIGCLK
T
RSTAD
S
D1 – D4, SCK, BCKO, LRCKO
Q
NSMUTE
R
DISC IN
X
I2CDATA, I2CCLK, I2HLP
W
ZIVARESET
V
FLUORESCENT
INDICATOR TUBE
FL801
D4
SCK BCKO LRCKO
DIGDI DIGCLK
S801 – 806, S821 – 825
DISC LOADING
DETECT
Q913
REMOTE CONTROL
g
FL DRIVER
5 – 39
S1 – S35
40 – 51
G1 – G12
4
AD1
3
AD2
RECEIVER
IC801
D/A CONVERTER
3
SDTI
1
MCLK
2
BICK
4
LRCK
8
CDTI
7
CCLK
IC802
DAT CLK
CS
RST
OSC0 OSC1
VOLUME
S201
SCAN SELECT
INTERLACE
SELECTABLE
IC608
AOUTL+ AOUTL–
AOUTR+ AOUTR–
PDN
65
63 62 61 60
58 59
C818, R840
KEY0, KEY2
KEY INPUT
DETECT
IC903, 904
WAKE UP
DETECT
Q907
SIRCS DETECT
Q906
ROTARY
ENCODER
S800
CSN
OSC
12 11
10
9
I2CDATA I2CCLK I2HLP
LOW-PASS
FILTER
IC610
60 57 61 56
82 – 84
93
92
85 86
49
3 5
100
4
MUTING
Q207, 208
SYSTEM CONTROLLER
FL-DATA FL-CLK FL-CS FL-MUTE
KEY0 – KEY2
WAKE
SIRCS
EN-A EN-B
PROG SW
I2C-DATA I2C-CLK I2HLP
CQ-RST
IC901 (2/3)
MUTING CONTROL
Q900
HPSW HP-MUTE AU-MUTE
DAS-CS
DAMP-DATA
DAMP-CLK
CS1 CS2 CS3
DAMP-RST
DAMP-MUTING
DIP-RST
DIP-OCP
X1
X2
L
R
J205 (2/4)
AUDIO OUT
64 46 47 32
39
38
1
2 29 30 31 26 27
43
44
VIDEO 1
X901
20MHz
AU-MUTE
DAS-CS
HP-SW HP-MUTE AU-MUTE
DAS-CS
SCDT
SHIFT LATCH1 LATCH2 LATCH3
INIT
PGMUTE
D1
SCK BCKO LRCKO
SCDT SHIFT LATCH1 INIT PGMUTE
D2
SCK BCKO LRCKO
SCDT SHIFT LATCH2 INIT PGMUTE
D3
SCK BCKO LRCKO
SCDT SHIFT LATCH3 INIT PGMUTE
STREAM PROCESSOR
IC302
43
DATA
64
XFSIIN
44
BCK
45
LRCK
38
SCDT
37
SCSHIFT
36
SCLATCH
41
INIT
40
PGMUTE
39
NSPMUTE
STREAM PROCESSOR
IC301
43
DATA
64
XFSIIN
44
BCK
45
LRCK
38
SCDT
37
SCSHIFT
36
SCLATCH
41
INIT
40
PGMUTE
39
NSPMUTE
STREAM PROCESSOR
IC303
43
DATA
64
XFSIIN
44
BCK
45
LRCK
38
SCDT
37
SCSHIFT
36
SCLATCH
41
INIT
40
PGMUTE
39
NSPMUTE
OUTL1– OUTL2–
OUTR1– OUTR2–
OUTL1+
OUTL2+
OUTR1+
OUTR2+
FSOI
XFSOUT
XFSOIN
OUTR1+
OUTR2+
OUTL1+
OUTL2+
XFSOIN
FSOCKO
FSOI
XFSOUT
XFSOIN
OUTL1+
OUTL2+
OUTR1+
OUTR2+
FSOI
HCD-S888
OVER LOAD
DETECT
Q113, 123
OVER LOAD
DETECT
Q112, 122
OVER LOAD
DETECT
Q111, 121
MUTING
Q304, 305
OVER LOAD
DETECT
Q115, 125
OVER LOAD
DETECT
Q114, 124
HP-SW
WOOFER
J401
SUB
32V
J301
SPEAKER
FAN
J900
PHONES
(+)
FRONT
(–)
(+)
FRONT
(–)
(+)
CENTER
(–)
(+)
REAR
(–)
(+)
REAR
(–)
MECHANICM DECK,
Y
POWER SUPPLY
L
R
L
R
SECTION
21 18
7 4
24
15
10
1
74
77
28
10
1
24
15
28
73 74
77
49.152MHz
28
24
15
10
1
74
BUFFER
IC304
X301
HADPHONE
AMP
IC305
HP-MUTE
CONTROL
POWER DRIVER
IC102
6
INA
16
INB
ENA
ENB
7 17 8 18
POWER DRIVER
IC103
6
INA
16
INB
ENA
ENB
7 17 8 18
POWER DRIVER
IC101
6
INA
16
INB
ENA
ENB
7 17 8 18
POWER AMP
IC306
POWER DRIVER
IC104
6
INA
16
INB
ENA
ENB
7 17 8 18
POWER DRIVER
IC105
6
INA
16
INB
ENA
ENB
7 17 8 18
PROTECT DETECT
Q310
MUTING
Q902
D304 D301
OUTA
OUTB
DIAGA
DIAGB
OUTA
OUTB
DIAGA
DIAGB
OUTA
OUTB
DIAGA
DIAGB
OUTA
OUTB
DIAGA
DIAGB
OUTA
OUTB
DIAGA
DIAGB
MUTING
Q900, 901
POWER ON
MUTING
Q303
9
19
9
19
9
19
9
19
9
19
2929
Page 30
HCD-S888
– Video Section –
RF SERVO
SECTION
RF SERVO
SECTION
RF SERVO
SECTION
RF SERVO
SECTION
AUDIO (DSP)
SECTION
AUDIO OUT,
PANEL
SECTION
D
F
I L O
V
SD0 – SD7
XDCK, XSAK, SDEF
27M
XSRQ_ZIAV
SPDIF
ZIVARESET
AV DATA BUS
XDCK XSAK SDEF
177-174, 171-168
SDDATA0 – SDDATA7
SDCLK
183
SDEN
179
SDERROR
182
XIN
139
SDREQ
178
IEC958
156
RESET
202
VDAC_0
VDAC_2
VDAC_1
VDAC_3
VDAC_4
J205 (3/4)
VIDEO 1
VIDEO IN
J206 (2/3)
VIDEO 2
VIDEO IN
131
125
128
122
119
VIDEO INPUT
SELECTOR
1
IN1
3
IN2
5
IN3
IC207
SW1
2 4
OUT
SW2
VIDEO SELECTOR
IC209
7
14
2B
9
3B
1
1B
CT2
12 7
CT3
OUT2
OUT3
OUT1
CT1
2
75 DRIVER
5
6
3
IC206
VIDEO AMP, 75Ω DRIVER
IC208
6
YIN
2
CIN
4
VIN
12
CYIN
14
CBIN
16
CRIN
MUTE1
3
YOUT
COUT
VOUT
CYOUT
CBOUT
CROUT
MUTE2
15
28
33
31
25
22
19
WIDE SWITCH
Q210, 214
J205 (4/4)
VIDEO 1
VIDEO OUT
34
12
VIDEO
Y
PB/CB
PR/CR
S VIDEO
J202
MONITOR OUT
J206 (3/3)
COMPONENT
VIDEO OUT
• SIGNAL PATH : VIDEO : Y : CHROMA : COMPONENT VIDEO
AUDIO (DSP)
SECTION
AUDIO OUT,
PANEL
SECTION
TDOSA, TDISA, TCK, TMS, TRST
N
I2HLP, I2CDATA, I2CCLK
W
TDOSA TDISA TCK TNS TRST
I2HLP
I2CDATA I2CCLK
199 198 201 200 197
106
TDI TDO TCK TMS TRST
I2C_CTRL
I2C_DA
161
160
78
79
I2C SIO
EXTAL
41 40
I2C_CL
186
34
I2C-CLK
DRVTX
DRVRX
187
33
SIZIVA
SOZIVA
XTAL
DRVCLK
185
35
SCKZIVA
184
36
HIRQ1
DRVRDY
188
FLIP-FLOP
IC803
37
DRVIRQ
DRVRDY
MECHANISM CONTROLLER
SWITCHING
IC802
IC301 (2/2)
6 5 4
146
DO DI SK
EEPROM
IC203
HIRQ2
WC_EEPROM
158
1 8
WC
R/B
MCS0
53
17
CS
MWE
51
19
WE
MRAS
52
18
RAS
AV0 – AV2
MCAS
MDQM0
62
73
16
71
CAS
DQM0
MDQM1
MDQM2
86
28
DQM1
DQM2
P
MDQM3
97
59
DQM3
AUDIO (DSP)
SECTION
AV2 AV0 AV1
107
VS/WIDE
DVD SYSTEM PROCESSOR
IC206
RST_SPC
CS_EEPROM
191
157
3
CS
Q302
32
38
RST
CS ZIVA
DATA & ADDRESS BUS
HAD0 – HAD15
29-36, 38-45
DQ0 – DQ15
22, 19-14, 11-3 2, 207, 206
HAD0 – HAD15 HA1 – HA3
DATA & ADDRESS BUS
HAD0 – HAD15 HA1 – HA3
55, 54, 52, 51,
49-47, 45-40, 38-36
1D1 – 1D10, 2D1 – 2D6
1Q1 – 1Q10, 2Q1 – 2Q8
HA1 –
HA3
24-26
A0 – A2
HA1 – HA3HAD0 – HAD15
34, 33, 31 2D7 – 2D9
2, 3, 5, 6, 8-10, 12-17,
19-21, 23, 24
HA4 –HA21
ADDRESS BUS
1-10, 13, 16-22
A3 – A20
ALE
190
56 29
1LE
2LE
BUS INTERFACE
IC215
HCS0
WEN.UDS
HREAD
195
27
25
CEWEOE
2,4,5,7,8,10,11,13,74,76,77,79,82,83,85,31,
33,34,36,37,39,40,42,45,47,48,50,51,53,54,56
CE
OE
WE
26
28OE11
CE
WE
MD0 – MD31
57-60, 64-71, 75-78,
81-84, 88-95, 99-102
DQ0 – DQ31 A0 – A11
128Mbit SD-RAM
IC202
MA0 – MA12 42-33, 45, 46
21, 24-27,
60-66
MCLK
BA0
BA1
56
BS0
49
47
68
20
23
CLK
BS1
48
22
X301
20MHz
32Mbit PROGRAMMABLE ROM
3030
IC205
Page 31
– Mechanism Deck, Power Supply Section –
LOADING MOTOR DRIVE
IC711
4
OUT1 FIN
2
OUT2 RIN
EJECT MOTOR DRIVE
IC701
4
OUT1 FIN
2
OUT2 RIN
ROTARY
ENCODER
S741
(MODE)
LED DRIVE
Q701
DISC INSERT
DETECT SENSOR
IC731
CHUCKING
DETECT SENSOR
IC721
AUDIO OUT,
PANEL
SECTION
X
EJECT
INSERT
DISC IN
M711
(LOADING)
M751
(ELECT)
S711
(DISC IN/OUT)
PARA-DO2
M
M
81
SEN2
78OPT-SEN2
79OPT-SEN
67 72PARA-DATA 71PARA-CLK 69PARA-LT1 68PARA-RST
HCD-S888
MECHANISM DECK
CONTROLLER
IC902
7 9
7 9
23 24
21 22
5
6
20
25 26
3 4 2
P1 P0
P3 P2
7 – 10
P15
P14
P2
DO2 DI1 CLK LAT RESET
P10 – P13
TO FLUORESCENT
INDICATOR TUBE
DSP +2.6V
A3.3V
STREAM PROCESSOR
FL
FL1
VFL
+3.3V
+2.6V
REGULATOR
IC605
DA03V
+3.3V
REGULATOR
IC001
A5V, RF+5V
D/A, A/D
TU 10V
RECT
D806 – 809
STREAM PROCESSOR
D5V
+5V
10V
REGULATOR
REGULATOR
D203
+3.3V
IC308
+5V
+3.3V
IC005
DA05V,
VIDEO +5V
+5V
REGULATOR
IC002
+5V
REGULATOR
IC003
+5V
REGULATOR
IC600
B+ SWITCH
Q222, 223
DC/DC
CONVERTER
T801
OSC
Q803, 804
+5V
REGULATOR
IC307
+5V
REGULATOR
IC004
B+ SWITCH
Q003, 004
+6.5V
(AMP +6.5V)
+10V
REGULATOR
IC601
+6.5V
REGULATOR
IC903
+32V
(AMP +32V)
FAN MOTOR
CONTROL Q190, 191
M301
M
(FAN)
Y
AUDIO OUT,
PANEL
SECTION
FAN
SYSTEM CONTROLLER
IC901 (3/3)
+2.5V
+1.8V
B+ SWITCH
Q001, 002
12V
+5.6V
REGULATOR
IC905
REGULATOR
REGULATOR
POWER ON/OFF
CONTROL Q910, 911
D917
+2.5V
IC702
+1.8V
IC006
D3.3V
D900
+12V
REGULATOR
IC908
VOLTAGE
DETECT
Q992
B+ SWITCH
Q990, 991
+3.3V
REGULATOR
IC906
RECT D911
+6.8V
REGULATOR
Q904
TRANSFORMER
BUFFER
IC909
POWER
VCC
T901
D906
OSC
Q912, 914
TH901
+20V
REGULATOR
Q905
SWITCHING
IC902
POWER ON/OFF
CONTROL Q901, 903
RECT
D902
D919 D920
D933
D905, 907
ISOLATOR
D912
S901 (2/2)
LINE FILTER
LF901, 902
PC901
S901 (1/2)
POWER
3
D
4
VCC
1
OCP/SYNC
5
FB/OLP
POWER CONTROL
IC901
(AC IN)
M12V
POWER ON/OFF
CONTROL
Q902, 906
50TU-ON
66SP RELAY
90STOP
VOLTAGE DETECT
IC904
U5V
S901 (1/2)
D812
STANDBY
RESET SIGNAL
GENERATOR
IC907
34RESET
91POWER-SW
89DVD-POWER
11P-PWM 45ST-POWER
RESET SWITCH
Q901
AND GATE
IC905
LED DRIVE
Q911, 912
S901 (2/2)
POWER
SYSTEM
CONTROLLER
D900
U5V
D901
+5V
3131
Page 32
HCD-S888
d

6-2. Note For Printed Wiring Boards And Schematic Diagrams

Note on Printed Wiring Board:
X : parts extracted from the component side.
Y : parts extracted from the conductor side.
f : indicates tolerance.
: Pattern from the side which enables seeing. (The other layers' patterns are not indicated.)
Caution: Pattern face side: Parts on the pattern face side seen from (Side B) the pattern face are indicated. Parts face side: Parts on the parts face side seen from (Side A) the parts face are indicated.
• Indication of transistor.
C Q
B
E
B
These are omitted.
Q
CE
These are omitted.
Note on Schematic Diagram:
• All capacitors are in µF unless otherwise noted. pF: µµF 50 WV or less are not indicated except for electrolytics and tantalums.
• All resistors are in and 1/ specified.
f : indicates tolerance.
2 : nonflammable resistor.
C : panel designation.
Note: The components identified by mark 0 or dotted line
with mark 0 are critical for safety. Replace only with part number specified.
A : B+ Line.
•Voltages and waveforms are dc with respect to groundunder no-signal (detuned) conditions. no mark : DVD PLAY ():CD PLAY []:SACD PLAY
•Voltages are taken with a VOM (Input impedance 10 M). Voltage variations may be noted due to normal produc­tion tolerances.
•Waveforms are taken with a oscilloscope. Voltage variations may be noted due to normal produc­tion tolerances.
• Circled numbers refer to waveforms.
• Signal path.
J : CD PLAY c : DVD PLAY I : SACD PLAY f : AUX IN i : OPTICAL DEITAL IN d : TUNER F : AUDIO L : VIDEO E : Y a : CHROMA r : COMPONENT VIDEO
4
W or less unless otherwise
• Circuit Boards Location
DDCON board
not supplied (POWER LED board)
FL board
DVD board
not supplied (POWER S/W board)
CONTROL board
not supplied (CK MOTOR board)
VOL board
I/O board
not supplied (SEL board)
TUNER board
AMP boar
POWER board
HP board
not supplied (CK SENSOR board)
not supplied (ENCODER board)
not supplied (SW board)
RELAY board
RF board
not supplied (D SENSOR board)
3232
Page 33
6-3. Printed Wiring Boards – RF Section – • See page 32 for Circuit Boards Location.
1 2 3 4 5 6 7 8 9 10 11 12 13
HCD-S888
A
B
RF BOARD
E
E
(COMPONENT SIDE)
OPTICAL PICK-UP
BLOCK
(DVBU16)
RF BOARD
(CONDUCTOR SIDE)
C
64 49
D
1
48
IC001
A
DVD BOARD
CN401
(Page 37)
16
17 32
33
E
F
• Semiconductor Location
Ref. No. Location
D001 C-11 D002 B-11
IC001 D-11
Q001 B-3 Q002 B-3
1-684-822-
11
(11)
1-684-822-
11
(11)
3333
Page 34
HCD-S888
6-4. Schematic Diagrams – RF Section – • See page 66 for Waveforms. • See page 71 for IC Block Diagrams.
RFMON
INLIM_3V
LD GND
DVD LD
R026C027C028
C031
12k0.10.1
1000p
0.01
IC001
CXD1881AR
C030
C029
0.01
C032
0.047 JL006
JL003
JL002
JL001
R033
0
330p
0.033
0.033
C036
0.47
R034
C037
C039
C038
N
R
O
IR
D
M
L
10M
C026
C025
R023
820
C024
JL005
CN001
24P
D
C
RF
GND
VC
VCC
E
A
B
F
N.C
PD
VR
VCC
SW
INLIM
CD LD
FCS+
FCS-
TRK+
TRK-
100
R001
FD+
FD-
TD+
TD-
D
C
RFP
C009
0.1 RFP
A
E
B
A
C
B
D
F
PD FD-
DVD_LD
CD_LD
R041
1k
E
F
D P
R019 R020
00
JL007
R035
0
R025
100
R022
C019
220
5600p
C017
2200p
C016
0.01
R024
0
22p
22p
22p
22p
5600p
C020
C021
C022
C023
C018
2200p
C015
2200p
C014
2200p
C042 180p
R014
0
R013
0
R012
0
R011
0
R018
0
R017
0
R016
0
R015
0
JL004
C008
0.1
R021
0
0.1
0.1
CD/DVD/SACD RF AMP,
FOCUS/TRACKING ERROR AMP
C041
0.1
C040
0.1
C006
C013
22
0.1
10V
C035
0.1
MIRR
PI/CE
TE
FE
0
R027
0
R028
0
R029
C033 C012
0.1 0.1
R032
100
C034
0.1
C005
22
10V
C049
0.1
DATA_RF
CLK_RF
SDEN
DATA_RF
SDEN
CLK_RF
LDON
RFMON
FE
TE
PI/CE
CN002
29P
AGND
RFAC
AGND
AVC
AVC
MIRR
PI
TE
FE
A5V
A5V
SDEN
DATA_RF
CLK_RF
LDON
A3V
RFMON
INLIM
LDSEL
FD+
TD-
TD+
SLB-
SLB+
SLA-
SLA+
FD-
FD+
TD-
TD+
SLEDB-
SLEDB+
SLEDA-
SLEDA+
SPDL-
SPDL+
(Page 39)
CD_LD
C001
R004R003
R005 R009
3333
IOP2
Q001 Q002
2SB1132-T100-QR 2SB1132-T100-QR
AUTOMATIC POWER
CONTROL
1SS355TE
-17
(FOR DVD)
L001
47µH
C002D001
10
16V
CN003
9P
SLEDA+
SLEDB+
SLEDB-
SLEDA-
{LIMIT-SW(A)}
LED
{LIMIT-SW(B)}
GND
{LIMIT-SW(B)}
INLIM
SPDL-
SPDL+
SLA+
SLB+
SLB-
SLA-
DVD_LD
47k 47k
C010
1000p
R006
100
470
6.3V IOP1
AUTOMATIC POWER
CONTROL
(FOR CD)
1SS355TE
-17
L002
47µH
C004D002
10
16V
C003
R010R008R007
100
4703333
6.3V
C011 1000p
3434
Page 35
6-5. Printed Wiring Boards – Mechanism Deck Section – • See page 32 for Circuit Boards Location.
1 2 3 4 5 6 7 8
A
D SENSOR BOARD
31
CNP761
IC731
B
DETECT SENSOR
E C
IC731
DISC INSERT
11
(11)
1-685-000-
RELAY BOARD
B
(Page 37)
DVD BOARD
CN006
ENCODER BOARD
S741
ROTARY ENCODER
(MODE)
4 3
G
2 1
CNP741
1-685-001-
HCD-S888
5
1
11
(11)
CK MOTOR BOARD
C
D
CK SENSOR BOARD
IC721
31
CNP721
1-684-999-
3
1
CNP707
51
C E
IC721
CHUCKING
DETECT SENSOR
11
(11)
CNP703
C712
CNP702
R714
JW9
R713
JW20
JW15
C709
R711
JW6
R708
13
JW14
R707
R706
SW BOARD
CNP731
15
RED
S731
1-685-122-
E
R712
Q701
C701
INSERT EJECT
11
(11)
R710
R709
JW18
R703
BLK
S731
DISC IN/OUT
JW16
JW17
D711
IC711
M
(LOADING)
JW13
R704
M711
JW12
19
JW11
CN701
JW8
JW10
JW5
JW4
JW3
R701
JW19
JW7
D701
IC701
R702
19
CNP704
JW1
JW2
C713
15
CNP706
21
1-685-003-
11
(11)
M751
(EJECT)
M
CNP751
21
• Semiconductor Location
Ref. No. Location
D701 C-5 D711 C-4
IC701 C-5 IC711 C-4
Q701 C-3
11
1-685-002-
(11)
3535
Page 36
HCD-S888
6-6. Schematic Diagrams – Mechanism Deck Section – • See page 71 for IC Block Diagrams.
IC721
DISC CHUCKING
RPR-220 C1N
M711
(LOADING)
DETECT SENSOR
IC721
S731
(DISC IN/OUT)
EJECT
INSERT
TP2
TP1
CN721
3P
CK SEN LED CK SEN LED
CK.SENSOR
GND
CN731
5P
SW(2)
GND
SW(1)
LO MTR 2
LO MTR 1
CN702
3P
CK.SENSOR
GND
CN703
5P
SW(2)
GND
SW(1)
LO MTR 2
LO MTR 1
C709
0.1
R713
R714
330
330
A7
Q701
R711
330
R712
330
A1
A2
LOADING
MOTOR DRIVE
IC711
BA6956AN
C712
0.01
UDZSTE-175.1B
D711
R704
100
VREF
OUT2
RNF
OUT1
R703
VCC
VM
680
2SC2712
LED DRIVE
R709 100k
GND
FIN
RIN
C701
50V
10
R710
1k
CN701
18P
D+5V
M+12V
M+12V
MGND
MGND
R707
4.7k R708
10k
R706
10k
A7
A8
A1
A2
A3
A4
A5
A6
CK.SENSOR
D.SENSOR
SW(2)
SW(1)
LO-MTR-R
LO-MTR-F
CK-MTR-R
CK-MTR-F
SENSE-LED
E1
E2
E3
E4
(Page 47)
IC731
DISC INSERT
DETECT SENSOR
IC731
RPR-220 C1N
S741
ROTARY ENCODER
(MODE)
CN761 CN707
3P 3P
D SEN LED D SEN LED
D.SENSOR
GND
CN741 CN704
5P 5P
E4
E3
E2
E1
D.SENSOR
GND
E4
E3
GNDGND
E2
E1
A8
A6
A5
A4
A3
EJECT
MOTOR DRIVE
IC701
BA6956AN
UDZSTE-173.6B
D701
R702
100
VREF
OUT2
RNF
OUT1
R701
VCC
GND
FIN
VM
680
RIN
C713
0.01
CN706 CN751
2P 2P
CK MTR 1
CK MTR 2
CK MTR 1
CK MTR 2
M751
(EJECT)
3636
Page 37
6-7. Printed Wiring Boards – DVD Board (Component Side) – • See page 32 for Circuit Boards Location.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
RELAY BOARD
CN701
B
A
DVD BOARD
B
R967
17
16
C
G
DDCON BOARD CN814
(Page 57)
CN005
2
1
R926
D900
C919
(COMPONENT SIDE)
C913
C914
R929
IC901
X901
R931
R906
R959
C901
JW900
17
18
C922
R952
R074
R907
D
R971
C320
R402
C309
R401
C433
R404
R403
IC401
R446
R457
R448
C421
R452
C436
7551
R405
125
100
C809
C303
R305
R306
R406
C422
R409
R407
C434
R444
C423
R408
76
R410
R420
R417
R453
R424
R439
R431
R432
R436
R442 C417
R742
R741
C740
C526
R361
R318
25
R345
R344
C410
R437
R441
X301
R329
C413
C425
R553
C411
R426
R440
R445
R321
R430
R330
C409
R554
R443
R320
R340
C525
C404 R418
R425
R324
R412
C420
C432
50
R438
C528
R332
R429
C427
C407
R413
R333
C408
R435
C419
C426
R421
R423
R455
R449
R411
R447
IC301
R338
R341
C435
C428
NC
CN900
E
R909
C301
C302
F
7
NC
CN301
1
G
IC402
C424
H
(Page 35)
C903
IC902
R917
C723
1
2
R920
D901
R918
IC701
CN401
R744
C811
Q201
R745 R746
E
C715
R930
IC813
R799
C702
RB901
13289
FB902
R806
144
C706
C776
176
R752
133
C791
C871
C815
R804
R830
C804
C849
C837
C819
132
133
176
144
R827
C316
R254
R753
R754
R756
R766
R759
R765
C317
C313
E
Q202
53 208
C262
R240
C260
C252
R212
C251
C247
C241
C240
104
FL706
C729
FL704
R771
C405
FB004
CN006
C912
C793
45
88
R842
C865
IC801
X302
R362
C318
R354
R266
R843 R841 R840 R838
R265
R837
CN003
R264
R836
C818
R835 R834
R833
C867
C269
IC206
C230
R263
R846
R845
R262
89
C229
R852 C866
R844
88
R826
R850
R848
C856 R866 R865
45
C268
R849
R821 R822
R823
C838
R867
R686
R695
C675
C274
C267
R684
C228
R232
R682
R688 R692
C797
C315
C671
R699
C201
C676
R231
HCD-S888
• Semiconductor
R672
R673
R674
C314
R675
R241
R247
R226
C265
R676
C020
CN201
C643
R677 C668
C673
C677
C679
R956
R700
NC
C008
C661
IC612
R919
R960
R972
R961
R962
C795
R230
C266
152
R229
C356
C261
R243
C250
C246
R248
R233
157
156105
R238
C651
R671
R663
CN002
R625 R628 R631
C001
C623
C622
C636
R639
C625
C669
C618
25
36
X600
IC606
R640
R642
C630
C631
C610
C628
R025
C642
C648
R027
C672
IC607
C640
1324
4837
C646
L600
C654
C624
R610
R618
R613
R612
C670
R680
R679
R659
C653
R689
X601
R645
C644
C641
R634
R611
C609
12
R615
C637
C626
1
R629
R623
C652
C655
R669
C614
R609
R616
FB001
C639
31
C616
IC605
C627 R614 C634
C606
C602
C004
C005
C638
2
C006
C003
CN001
R637
CN004
CN008
C
AMP
BOARD
CN301
(Page 50)
D
AMP
BOARD
CN305
(Page 50)
H
POWER BOARD
CN903
(Page 64)
Location
Ref. No. Location
D900 C-2 D901 C-6
IC206 G-9 IC301 E-4 IC401 G-4 IC402 G-3 IC605 E-14 IC606 E-13 IC607 C-13 IC612 C-11 IC701 G-6 IC801 C-9 IC813 D-7 IC901 C-4 IC902
Q201 Q202
C-6
E-7 F-8
I
RF BOARD
CN002
A
(Page 33)
F
I/O BOARD
CN203
(Page 54)
E
I/O BOARD
CN202
(Page 54)
1-685-086-
14
3737
Page 38
HCD-S888
6-8. Printed Wiring Boards – DVD Board (Conductor Side) – • See page 32 for Circuit Boards Location.
1 2 3 4 5 6 7 8 9 10 11 12 13 14
A
DVD BOARD
B
FB003
R032
C
R028
R035
D
E
R037
R040
R044
R045
R046 R048
R049 R050
R075
R038
R042
R051
F
G
FB013
FB009
FL004FL006
H
FB010FB014
I
(CONDUCTOR SIDE)
R664
R662
R666 R658 R655
R648
R034
R031
R029
R026
2
IC005
13
C016
C017
2
IC004
13
C014
R059
R021
R019
R017
IC600
C007
13
R060
R023
FB008
FL003
FB007
FB011
E
Q001
C015
2
C605
IC601
1
C601
FL005
R079
R011
R009
Q002
C
2
FB012
B
C650
C647
C607
3
C600
E
Q003
R667
IC608
1
8
C662
IC610
C678
R696 R644 R626
R067
R066
EE
Q004
C635
L602
R656
R660
C645
C658
IC603
C
B
R998
R650
R651
C663
C659
R635
R647
IC604
C612
C657
16
9
R668
R636 R649
R619
R033
C608
R654 R665
C656 R652 R646
R030
C604
R600
R604
C552
R630
R607
C629
C621
R653
R603
C615
R657
R627
C660
C617
C611
C603
R602
R608
R605
R606
R624
R622
R621
R617
IC602
3
2
IC003
1
2
IC002
C633
13
C011
C010
R001
R020
R018
C674
R016
FL605
C613
FL603
R620
C632
C620
C619
C012
R014
FB901
FL604
IC203
C013
C264
1
IC001
3
R054
R992
C900
Q910
E
R901
IC900
C667
R903
R687
Q908
Q909
E
E
R905
R900 R902 R954 R904
IC702
3
FL606
2
1
56 29
C319
128
R235
C259 C255
C203
E
Q302
FL204
2
R007R008
(AEP, UK, CIS)
R005
R006
R003
R002
R004
C204
R239
C243
R252 R253
FB201
C018
31
IC006
R024
R022
IC215
C355
48 25
IC205
124
R213
R250
R249
2
C235
FB202
R245
C019
C225
R246
R211
R203
C796
C263
R214
R236
FL203
R043
R851
C857
C855
R256
C258
C236
C257
R041
C861
FL812
C841
FL811
R244
R206
C271
R257
R207
R039
C840
C848
FL807
C854
R215 R217
C231
R258
R208
R222
C843
FL810
C802
C803
R036
R220
R223
C217
C232
R259
R209
C233
R260
R015
R355
R224
C219
C234
C239
C242
C245
C249
R202
R210
R219
R218
R221
R216
C270
IC808
1
8
C237
R261
R234
R013
C839
IC303
R227
R225
R064
IC703
R805
R802
R831 C810
C807
FL303
R228
IC202
R726
16
9
C253
R727
R725
C720
FL202
R720
R724
C842
C817 R800
R839
R356 R357
R358
C721
R828
L301
R661
C728
R728
R889 R888
R887 R886
R885 R884 R883 R882
C226
C238
R251
C244
C248
R721
R803
R729
C870
C808
C703
C254
R767
C521
R538
R545
R829
R755
R757
C774
R776
R770
R541
C766
R762 R763
C771
R758
C523
C812
C813
148
IC814
R847
R777
R750
C765
C767
C768
C769
C775
R707
C781
R540
R544
C773
C406
5
R778
C709
C764
R764
FL701
R708 R709
R711
C780
FL703
C770
C752
C772
C777
R713
R415
R416
C712
R710
C763
C708
R712
C711
IC812
C714
C713
R714
R748
R747
R719
R781
1120
101
IC706
R780
R715
R717
R716
C718
R718
C717
C778
C716 C722
R428
D903
R957R955
C009
C727
C779
FL702
C762
• Semiconductor Location
R072
R077
R010
R327
R328
R921
R979
E
R326
R974
C902
Q903
E
IC803
C726 C760 C761
R743
C744
R706
C745
R772
R737
R704
R731
R705
C724
C730
R730
C725
FL705
R735 R703 R702
C741
C742
R732
C743
C401
C402
FL401
R581
FL402
R980
Q913
R908
E
R916
IC903
R322
R323
148
135
IC802
R451
C519
R580
R583 R582
R427
C416
C527
R977
C918
R331
R579
R911 R912 R913
R364
4
5
R978
Q906
R307 R349
R533
Q301
C925
R985
E
31
4
R335
E
R535
C514
JW903
R915
R914
R910
D904
R987
Q907
31
4
5
R988
IC904
R738
FL304
R351
R534
C512
R899
R945
Q901
E
R964
D902
R922
5
R989
R303
R360
R309
C312
C311
R352
R363
R531
R532
R529
R530
R528
IC501
R948
R986
R935
R525
R933
R336
E
C917
R932
R950
R319
C310
R339
R527
R969
R937
C412
C510
R685
R346
R524
C921
R939
R313
Q902
Q900
R991
R308
C308 R342
R337
C908
R941
R316
E
C909
R949
C905
R942
R993
R965
5
R990
4 5
R968
IC907
C906
C907
R944
R943
R311
R314
C304
R359
R521
R523
R522
C509
C529
R999
R951
IC905
R946
4
C926
R981
R304
R312
R315
C307
R353
R350
R536
C508
R517
C506
C503
C504
D907
R940
E
R970
C927
R936
Q911
R934
R938
R069
R966
R056
R062 R061
FB006 R047 R052
R070 R053 R055
R058 R063 R065 R068
Q912
E
R057
FB005
3
1 3 1
IC302
R317
FL301
R419
R519
R520
C414
R433
R516
R434 C415
R512
R513
R511
C418
R514
R510
R597
R450
1-685-086-
14
Ref. No. Location
D902 C-13 D903 C-10 D904 C-12 D907 B-13
IC001 H-5 IC002 H-4 IC003 G-4 IC004 E-2 IC005 D-2 IC006 I-6 IC202 G-8 IC203 G-5 IC205 G-6 IC215 E-6 IC302 D-14 IC303 E-8 IC501 H-13 IC600 F-2 IC601 G-2 IC602 F-4 IC603 H-3 IC604 C-4 IC608 F-3 IC610 G-3 IC702 D-6 IC703 H-8 IC706 F-10 IC802 E-12 IC803 E-12 IC808 C-8 IC812 D-10 IC814 E-9 IC900 C-5 IC903 D-12 IC904 D-12 IC905 B-13 IC907 C-13
Q001 H-2 Q002 I-2 Q003 H-3 Q004 I-3 Q301 F-12 Q302 G-5 Q900 B-13 Q901 B-13 Q902 B-13 Q903 D-11 Q906 C-12 Q907 D-12 Q908 B-5 Q909 B-6 Q910 B-5 Q911 B-14 Q912 B-14 Q913 B-12
3838
Page 39
6-9. Schematic Diagrams – DVD Board (1/10) – • See page 66 for Waveforms. • See page 71 for IC Block Diagrams.
HCD-S888
(Page 42)
(Page 34)
AGND
RFAC
AGND
AVC
AVC
MIRR
PI
TE
FE
A5V
A5V
SDEN
DATA_RF
CLK_RF
LDON
A3V
RFMON
INLIM
LDSEL
FD-
FD+
TD-
TD+
SLEDB-
SLEDB+
SLEDA-
SLEDA+
SPDL-
SPDL+
CN401
AVC
A5V
A3.3V
D5V
DGND
D3.3V
(1/10)
A5V
A3.3V
DGND
D5V
D3.3V
(Page 48)
AVC
FL401
EXCK
SBSO
R451
10k
R417
SQCK
0
R420
0
SQSO
0
R424
0
768FS
R427
0
R431
0
BCLK
R432
0
MDAT
R436
0
LRCK
CDDOUT
330
MD2
R439
C436C434C422 C423 R453
C435
0.110100p 0.1 1M
0.1
1 6 41
C
.1 0
17 4 C
R442
10k
FL402
C526
C527
22
0.1 16V
29P
0.0022
JL544
JL537
JL536
C406
JL535
JL531
JL530
JL529
JL527
JL526
JL525
JL524
JL523
JL522
JL501
JL502
JL500
JL511
JL512
JL509
JL510
JL503
JL504
JL505
JL506
JL507
JL508
C405
10 16V
DATA_RF
CLK_RF
RFMON
SLEDB-
SLEDB+
SLEDA-
SLEDA+
RFAC
MIRR
PI
TE
FE
SDEN
LDON
INLIM
LDSEL
FCS-
FCS+
TRK-
TRK+
SPDL-
SPDL+
SLEDB-
SLEDB+
SLEDA-
SLEDA+
TRK+
TRK-
FCS+
FCS-
SPDL+
SPDL-
C528
C529
22
0.1 16V
(CH3456)
(CH12)
TSD-M
SP_ON
R582 R583
MUTE_2D
R416
0
R514
R415
0
10k
R510 150k
R511 150k
10k 10k
R580
C519
0.01
p
4
0
0
0
R512
5
0
C
3
56k
3
3
k
1
C503
6
5
33000p
5
R
33k
FOCUS/TRACKING COIL DRIVER,
SPINDLE/SLED MOTOR DRIVER
C506 330p
R516
4.7k
R581
12k
IC501
FAN8035L
C514
0.01
C512
0.01
C510 R527
1000p 2.2 k
C509 330p
R579
8.2k
R534
R533
56k
33k
SLEDA
R535
R532
0
R529
33k
SLEDB
R531
R530
0
56k
R528
0
R525
10k
TRDR
TFDR
R524
10k
FRDR
R523R522
10k4.7k
R520
10k
FFDR
C508R517
1000p2.2k
R536 200k
SPFG
GND
0
C414
0.01
R433
47k
SLED
R521 100k
R418 C404
10k 0.1
1 .0 0
15 4 C
R434
47k
R519 100k
VCC
SLEDCTRL
REFERENCE
VOLTAGE
GENERATOR
SPIN
R419
68k
FOK
DFCT
WAVRB
) 2 E
(T V
2
A
0
4
4
0
IC
4 3
JM N
AMP,
R437
47k
SLEDCTRL
FE
FJMP2
FJMP1
TE
PI
RFAC
LOCK
C410
10
16V
R411
0
C411
0.1
MDP
R440
47k
C409
TFDR
C412
TRDR
FFDR
FRDR
R441
1k
FE
R443
47k
R445
1k
TE
PI
R450
1k
RFAC
R412
10k
R413
10k
C407
10
C408
0.1
R421
0.0022
0.0022
R435
R438
2 2
7
0
4
.0
.0
0
0
0
9
2
1
4
4
C
C
4 2 4 C
1k
R423
1k
R425
1k
R426
1k
R429
1k
R430C413
1k0.0022
0
0
2
5
2
2
2
02
4
.0
C
0
0.0
MIRR
COUT
C401 C402
0.1 10
C2PO
SCOR
GSCOR
0 1
0 R4
R402 R403
00
k 3 3
9 44
R
R455 100k
C426 C427C418
0.01 0.470.1
WFCK
GFS_CD
DIGITAL SIGNAL PROCESSOR, DIGITAL SERVO PROCESSOR
IC401
CXD3068Q
p
k
00
0
3
1
3 8
447
42
R
C
0.0015
XLAT
SCLK
CLOK
DATA
SENS
0
0
04 4
405
R
R
0p 10
32 4 C
C433
XRST_CD
MUTE_CD
0
0
0
0
0 0
7
8
9
6
1
0
0
0
4
40
4
4
4
R
R
R
R
R
R446
10k
R448
1k
C421
0.1
R457
3.3k
R444 470k
R452
1M
M12V
MGND
DSP_BUS
SPC970_BUS
(Page 40)
R597
0
R428
1k
R553R554 C525
00 0.1
DSAVE
ANALOG_BUS
3939
Page 40
HCD-S888
6-10. Schematic Diagrams – DVD Board (2/10) – • See page 66 for Waveforms.
(Page 39)
ANALOG_BUS
SPC970_BUS
DSP_BUS
(2/10)
AVC
R545 100k
C523
1500p
MDIN
7
IC703(2/2)
NJM3404AV(TE2)
MDP
FL706
A5V
SPIN
D3V
D5V
FL703
DGND
A3V
FL704
AGND
MDIN
R767
47k
C774
0.0047
GSCOR
EXCK
SBSO
SCOR
WFCK
C2PO
BCLK
MDAT
LRCK
D0
D1
D2
D3
D4
6
5
C729
10
C780
10
C781
10
C772
0.1
R764 C773
1M 0.47
C771
0.047
R759
R758
R757
R756
R766
R755
0
R754
0
R753
0
R752
0
R799
0
R544 100k
BUFFER
FL701
C777
0.1
C776
R771
0.1
2.2k
R762
22k
0
0
0
0
0
FL702
R540
10k
(2/2)
R541 100k
R538
C521
100k
1500p
C709
0.1
R707
C706C702C752
0.1100.1
C778
0.1
C779
10
C770
0.1
R763
8.2k
R770
0
C767
0.1
C769
0.1
C768
0.1
R776
0
C765
0.1
R750
10k
R777
0
C775
0.1
22k
R765
R778 100k
C766
100p
100
C708
0.01
R708 470k
JITOFF
R710
10k
R711
2.2k
R709 150k
RF_AC
C703
R729
8.2k
100p
R712C711
C712
10k0.01
C715 R726
0.1
10k
0.1
0.1
10k
R713
C713
C714
R715
R747R714
33k10k
R748
33k
C716
0.47
R781 R718
0 10k
100
R716
C717
0.01
100k
R717
1k
R719
DVD DECODER
TMC57929PGF-RDP
TP702
R725
1.8k1500p 100k
R724
1k
R720
1k
0
R780
IC701
R721 C720
33k 0.1
C718 C723
0.1 0.1
JIT
(1/2)
COMPARATOR
8
2
1
3
IC703(1/2)
4
NJM3404AV(TE2)
F
C
B
D
D
D
B
BDE
B
A
D
D
BD
B
B
TP701
R727
3.3k
C721
R728 C728
0.1
10k 0.1
C722
0.1
GFS_DVD
8
E
S
A9
O
BD9
BD
XCA
XM
A8
M
M
R772
22
C730
0.1
MA7
MA6
MA5
MA4
MA3
MA2
MA1
MA0
R730
22
RAS
C740
R731
22
R732
R702
R703
R735
R704
R737
R705
XSRQ
R706
10k
XSHD
R741
22
XDCK
R742
22
XSAK
R743
22
0.1
WE
BD7
BD6
BD5
C741
0.1
BD4
BD3
BD2
BD1
BD0
10k
C742
0.1
10k
10k
C743
0.1
10k
C744
0.1
10k
10k
C745
0.1
10k
D1
D2
D3
D4
D5
(Page41)
22
R745
47k
R
D
IT1
R 6 D
D5
E3
E1
E2
E4
1
7
0
D
A
A
C764
0.1
5
A7
A4
A6
A3
A
A2
S1882
HW
XINIT0
XC
XIN
XH
X
47k
R746
0.1 0.1
C763 C762
R744
EF
6
7
SD
SD5
SD
SD
E5
3
SD
SD4
C761
SD2
C760
0.1
SD0
SD1
0.1
E6
E7
D6
D7
D8
(Page 42)
4040
Page 41
6-11. Schematic Diagrams – DVD Board (3/10) – • See page 66 for Waveforms. • See page 71 for IC Block Diagrams.
HCD-S888
(Page40 )
D1
D2
D3V
D3
D4
D5
DGND
C795
100
6.3V
C796
0.1
C797
220
4V
D3V DGND
BDF
BDE
BDD
GND
I/O14
I/O15
I/O13
I/O2
I/O1
I/O0
VDD
FL705
BD2
BD1
BD0
C724C727 C725 C726
0.110 0.1 0.1
+2.5V
REGULATOR
IC702
TA48M025F(TE16L)
IN
G
OUT
FL810
SDEF
XSAK
XSHD
XDCK
16Mbit SD-RAM
IC808
MSM56V16160F-8TK
7R1
C843C840
0.0110
IC813 IC812
SN74LV245APWR SN74LV245APWR
LEVEL SHIFT LEVEL SHIFT
FL807
FL812
C841 C848
10 0.01
BD9
BDC
I/O12
I/O3
BD3
C803C802
0.0110
BD8
BDB
BDA
I/O9
I/O8
GND
VDD
BD4
R806
0
N.C.
I/O11
I/O10
N.C.
I/O7
I/O6
I/O5
I/O4
BD7
BD6
BD5
10k
10k
10k
10k
10k
R885
R886
R887
R888
R889
VSS
VSSQ
DQ12
DQ14
DQ15
DQ13
VDDQ
VDDQ
DQ3
DQ2
VSSQ
VDD
DQ1
DQ0
DQ0
DQ1
XSAK
XSHD
SDCK
DQ4
DQ3
DQ2
C812
0.01
SD7
SD6
SD5
SD4
SD3
SD2
SD1
SD0
XSRQ
MA9
MA6
MA5
MA8
MA4
MA7
XCAS
XMOE
A6
A9
A5
A8
A4
A7
OE
N.C.
LCAS
UCAS
N.C.
N.C.
WE
RAS
A10
A11
MA10
MA11
RAS
WE
MA0
10k
10k
10k
0.01
R882
R883
R884
C842
DQ9
DQ8
VSSQ
DQ11
DQ10
VDDQ
LDQM
VDDQ
DQ7
DQ6
VSSQ
DQ5
DQ4
DQ7
DQ6
DQ5
R847
22
C813
0.01
A0
NC/RFU
SWE
MA1
UDQM
WE
GND
VDD
A3
A2
A1
MA3
MA2
SA9
DCLK
DCKE
A9
NC
CKE
CLK
A11-BA
CAS
RAS
CS
SA11
SRAS
SCAS
IC814
TC7WH157FK
Y
SL
ST
VCC
16Mbit D-RAM
MSM51V18165F-
SA8
SA7
A8
A7
A0
A10/AP
SA0
SA10
GND
Y
B
A
IC706
60TSKR1
SA6
SA1
RF_AC
WRFWPK
SL812
DQ5
DQ4
DQ3
DQ2
SA5
SA4
A6
A5
A4
VSS
VDD
A3
A2
A1
SA3
SA2
C854
0.01
SACD/DVD
SELECT
C849
0.01 DQ1
DQ0
DCLK
DCKE
SWE
SCAS
SRAS
C837
0.01
SA11
SA10
SA9
SA8
SA7
C804
0.01 SA6
SA5
C811
0.01
AV7SDEF
AV6
AV5
AV4
AV3
AV2
AV1
AV0
SA4
SA3
SA2
SA1
SA0
C819
0.01
4.7k
R830
XSHD
SDCK
XSAK
SDEF
AV0
AV1
AV2
AV3
AV4
AV5
AV6
AV7
WAVRB
C870
33000p 0
R803
100
DQ5
DQ4
VDIOA2
DQ3
DQ2
DQ1
DQ0
VSIOA3
DCLK
DCKE
XWE
XCAS
XRAS
VDIOA3
NC
A11
A10
VSCA3
A9
A8
VDCA3
A7
A6
A5
A4
VSIOA4
A3
A2
A1
A0
VDIOA4
XSRQ
XSHD
SDCK
XSAK
SDEF
SD0
SD1
SD2
SD3
SD4
SD5
SD6
SD7
R804
DQ7
DQ6
DQ7
DQ6
XMSLAT
VSCA0
AGND
C871
0.01 0.01 0.010.010.01
SL811SL813
VSIOA2
MSCK
WRF WPK
WAVSS0
WAVSS1
MSDATI
VDCA0
WAVRB
MSDATO
WARFI
MSREADY
WAVDD1
XMSDOE
R805
10k
WAVDD0
XRST
WCK
SMUTE
WAD7
WRFD
VDCB2
EXCKO1
MCKI
VSIOA0
WAD6
EXCKO2
R842
10k
TESTI
WAD4
WAD5
VSCB2
F75HZ
MNT0
LRCK
VDIOA0
C865 C866C867C815
R852
0
0
0
0
0
0
0
0
0
0
0
0
0
R844
R845
R846
R834
R833
R835
R836
R837
R838
R840
R843
R841
IDIN7
IDIN6
IDIN5
WAD2
WAD1
WAD0
WAD3
VDIOB1
DSD DECODER
IC801
CXD2752R
MNT5
MNT4
MNT3
MNT2
MNT1
IDIN4
VSIOB1
TDI
TCK
MNT7
MNT6
VSCA1
IVLD
IDIN1
IDIN0
IDIN3
IDIN2
TDO
TMS
IHOLD
VDCB1
TEST3
TEST2
TEST1
VDCA1
TRST
IBCK
IERR
SUPDT0
VSCB1
SUPDT1
SUPDT2
IOUTE
SUPDT3
IFRM
VSIOA1
VDIOB0
SUPDT4
IEMPTY
SUPDT5
VDDSD1
VSDSD1
DSALFE
VDDSD0
PHREFO
VSDSD0
BCKASL
SUPDT7
SUPDT6
VDIOA1
VSIOB0
DSARS
DSALS
ZDFLFE
PHREFI
BCKAO
SUPEN
IANCO
IOUT5
IOUT4
VDCB0
IOUT3
IOUT2
VSCB0
IOUT1
IOUT0
ZDFRS
ZDFLS
VDCA2
TEST5
TEST4
VSCA2
IFULL
DSAC
ZDFC
DSAR
ZDFR
DSAL
ZDFL
BCKAI
NC
NC
NC
NC
IANCI
IPLAN
XBIT
UBIT
FL811
D3V
DSLS
DSRS
DSL
R851
0
DSR
DSC
DSLF
C857
DSRS
R826
22
DSLS
R850
22
R849
22
R848
22
R821
22
R822
22
R823
22
R867
0
0.01
C861
0.01
DSLF
DSC
C855
0.01
DSR
DSL
C856
0.01
R866
0
R865
0
SDATALS
SDATARS
SDATAL
SDATAR
SDATAC
SDATALF
DSBC
DSMCK
CDDOUT
(Page 45)
(3/10)
D6
D7
D8
F1
F7
768FS
F3
F2
F4
F6
C808 100p
R829
100
MSCK
XMSLAT
R800C817
4.7k0.01
MSDATI
R839
MSDATO
SHRRDY
4.7k
R827
100
R828
XRST_DSD
4.7k
SHRMUT
C807
0.01
C810
0.01
R831
33k
C839
0.01
C838C818
0.010.01
CDDOUT
TRST
TMS
TDOSA
TDISA
TCK
(Page 43 )
(Page 42)
4141
Page 42
HCD-S888
Ver 1.2 2003.11
6-12. Schematic Diagrams – DVD Board (4/10) – • See page 66 for Waveforms. • See page 71 for IC Block Diagrams.
(4/10)
E7
E5
(Page 39)
(Page 40)
E6
E2
E1
E3
E4
AVC
D3.3V
D5V
DGND
A3.3V
A5V
FL301
EEPROM
IC302
BR24C16F-E2
220
4V
C320
0.01
A0
A2
A1
GND
SCL
SDA
VCC
WP
R312
10k
R309
0
MD2
R311
22
FJMP1
FJMP2
SENS
10k
R316
XCS1882
D0
D1
D2
D3
D4
D5
D6
D7
10k
XINIT0
XINIT1
R361
MSCK
AVC
DGND
D3V
D5V
C791C793
100
6.3V
A3V
A5V
AGND
C301
C302
10
SDEN
R304
R303
R738
22
R313
0
R314
0
R315
0
C303
0.01
0.01
A1
A2
A3
A5
A4
A6
A7
DSAVE
XRST_CD
XRST_DVD
22
22
CXP973064-229R
0
0
100
100
R317
R318
XLAT
SCOR
0
100
100
R319
R320
R322
R323
R321
DRVIRQ
DRVCLK
DRVTX
CS_SPC
LDON
DRVRX
COUT
MIRR
INLIM
A0
MECHANISM
CONTROLLER
IC301
0.01
C304
R305
10k
LDSEL
RXD
TXD
XHWR
XHRD
CLK_RF
DATA_RF
22
22
22
R306
R307
R308
100
100
100
R326
R327
SLEDA
SLEDB
JITOFF
MSDATI
R328
MSDATO
R324
0
X301
20MHz
SHRRDY
Q301
DTC114EKA
-T146
LASER DIODE
SELECT
LDSEL
TSD-M
C307
0.01
R331
100
100
R329
R330
CLOK
DATA
220
(Page 41)
F1
XRST_DSD
FL304
RFMON
RF_AC
L301 10µH
27M
DRVRDY
CS_SPC
R355CL301
C318
C317 R362
10p 0
C316
10 16V
C313
0.1
FL303
DRVCLK
22
9p
X302 R354
27MHz 1M
SWITCHING
IC802
TC7S32FU(TE85R)
GND
FLIP-FLOP
IC803
TC7W74FK(TE85L)
VCC
SM8707GV-G-E2
VDD1
VSS1
MO1
NC
VDD2
VSS2
XTI
XTO
I2C_SCL
I2C_SIO
R352
0
R351
0
R350
100
R349
0
10
C312
C309 100p
R345
0
0
R340
0
R339
0
R338
10k
R332
10k
R333
R363
10k
R364
4.7k
R360
10k
LOCK
FOK
TSD-M
SCLK
GFS_CD
C310C311 100p0.01
1k
FE
R346
PI
TE
1k
R344
JIT
0
SP_ON
R342
33000p
C308
SLED
MUTE_2D
MUTE_CD
GFS_DVD
SPFG
R341
0
100
SQCK
R337
SHRMUT
0
SQSO
R336
22
XMSLAT
R335
RST_SPC
F2
F3
F4
F6
F7
Q_ZIVA
XSR
JIG_MOD
IC303
CLOCK
GENERATOR
NC
NC
NC
SO3
VDD3
VSS3
SO2
SO1
R356
68
CL304
R357
68
CL303
R358
68
CL302
JL301
JL302
JL303
TXD
JL304
RXD
R353 R359
10k 10k
JL305
JL306
JL307
C809
0.01
ZIVA_BUS
(Page 43)
CN301
7P
RF
RF_AC
GND
TXD
RXD
DGND
3V-D
(FOR CHECK)
4242
Page 43
6-13. Schematic Diagrams – DVD Board (5/10) – • See page 66 for Waveforms. • See page 71 for IC Block Diagrams.
(Page 48)
DA05V
DGND
(5/10)
TP077
TP076
TP023
TP024
TP025
TP026
TP027
TP028
TP029
R243
1k
R235
0
TDOSA
TRST
TDISA
TMS
TCK
I/P-SW
R064
0
R013
R015
CR/B
0
CB/R
0
FB004
CS_SPC
Y
0
C
0
V
0
VS
0
SPDIF
R252R253
4.7k4.7k
I2C_SCL
I2C_SIO
R233
10k
R248
4.7k
SD7
SD6
SD5
SD4
SD3
SD2
SD1
SD0
XSRQ_ZIVA
XSAK
SDEF
XDCK
DRVIRQ
DRVCLK
DRVTX
DRVRX
DRVRDY
R247
4.7k
ALE
RST_SPC
TRST
TDISA
TDOSA
TMS
TCK
SYS_RST
HA3
R229
HA2
R230
JIG_MOD
R239
I2C_CTRL
47k
Q302
DTC114EKA
-T146
INVERTER
C255
0.01
R202
0
EEPROM
IC203
BR9040F-D-E2
R/ B
VCC
CS
R226
4.7k
SK DI
C264 C243 C250 C259 C203
10 0.01 0.01 0.01 0.01
FL204 CL803
27M
C228
0.01
C246
0.01
WC
GND
DO
C261
0.01
R036
R039
R041
R043
R241
1k
FB202
CL201
CL202
CL203
CL204
CL205
33
33
SPDIF
R238
100
3 3
1 3 2 R
D14
HA
HAD15
HA1
C265 C266 C267 R256 C268 C269 C270C271
0.01 0.01 0.01 4.7k 0.01 0.01 0.010.01
(Page 47)
(Page 42)
(Page56)
(Page 45)
(FOR CHECK)
(Page 41)
(Page 48)
ZIVARESET
I2C_SCL
I2C_SIO
I2C_CTRL
ZIVA_BUS
TDOSA
NC
I/P SW
CR
GND
CB
D5V
D5V
GND
VIDEOY
GND
VIDEOC
GND
VIDEOV
VS/WIDE
CN003
14P
SPDIF
CN201
4P
RXD
TXD
GND
D5V
CL206
TRST
TDISA
TMS
TCK
A3.3V
DGND
D5V
D3.3V
+1.8V
HCD-S888
Y
C
V
7 5 2 R
C201
R236
220
1k
4V
R206
R232
1
R245
4.7k
R246
4.7k
9
11
12
AD13 H
HAD8
HAD
HAD
HAD
HAD10
0 2 B F
5
7
HAD
HAD4
HAD
HAD6
R203
0
0
180
C236
C235
0.01
0.01
DVD SYSTEM PROCESSOR
IC206
ZIVA-5P-B0
2
D0
HA
HAD
HAD1
HAD3
UDS
R244
4.7k
5
5
5
5
7
7
7
7
8
2
7
8
3
5
6
0
0
6
2
2
2
2
2
R
R
R
R
R
/W R
CR/B
CB/R
5
5
7
7
0
9
4
9
6
5
6
0
2
2
2
2
R
R
R
R
3
3
3
3
3
3
7
5
6
1
1
1
2
2
2
R
R
R
A7
A9
M
MA8
M
5
5
5
5
7
7
7
7
1
4
0
5
6
6
3
1
6
6
2
2
2
2
2
R
R
R
R
R
C233C232C231C230C229C225
0.010.010.010.010.010.1
C237R250R249
0.014.7k4.7k
3 3
3
3
3
3
3
3
3
3
3
8
9
1
1
2
2 R
R
5
A6 M
MA
3
3
3
3
3
2
1
0
2
2
2
2
2
2
R
R
R
A2
A4
A3
M
M
M
5 2
4
3
2
2
2
R
2
2
R
R
1 A
A0
A10
A11 M
M
M
M
A1 B
I/P-SW
SO C
A0
M
B
L
VS
TR
I2C_C
R227 R228
33 33
RAS
CAS
M
M
MDQM3
MDQM2
MDQM1
MDQM0
G1
G2
G3
C240
0.01
MD31
MD30
MD29
MD28
C241
0.01
MD27
MD26
MD25
MD24
MD23
MD22
MD21
MD20
C247
0.01
MD19
MD18
MD17
MD16
C251
0.01
MD15
MD14
MD13
MD12
C252
0.01
(Page 44)
MD11
MD10
MD9
MD8
MD7
MD6
MD5
MD4
C260
0.01
MD3
MD2
MD1
MD0
MCLK
C262
0.01
22
R212
MWE
G4
G5
G10
G8
G6
G7
G9
4343
Page 44
HCD-S888
Ver 1.2 2003.11
6-14. Schematic Diagrams – DVD Board (6/10) – • See page 71 for IC Block Diagrams.
(Page 43)
G1
(6/10)
G2
1k
*
Q201
DTC124EKA
-T146
CL801
C257 C258
10 0.01
HA17
32Mbit PROGRAMMABLE
IC205
MBM29DL324BE
HA16
HA15
R240
1k
HA14
HA13 HAD15
HA12
HA11
HA10
HA9
HA20
HA21
R213 0
R211 0
HA22
HA19
HA18
HA8
HA7
HA6
HA5
HA4
HA3
HA2
R214 0
90TN-S550
0
A15
2.9
A14
0
A13
2.9
A12
0.4
A11
0
A10
2.9
A9
0.4
A8
0.4
A19
2.9
N.C.
3.3
WE
3.3
RESET
*
N.C.
3.3
N.C.
3.3
RY/BY
0.3
A18
0.3
A17
0.4
A7
0.4
A6
2.9
A5
3.2
A4
3.2
A3
0
A2
0
A1
DQ15/A-1
0
A16
3.3
BYTE
VSS
0
0.3
DQ7
2.5
DQ14
0.3
DQ6
0.3
DQ13
0.3
DQ5
0
DQ12
0.4
DQ4
3.3
VCC
0.3
DQ11
0.3
DQ3
0
DQ10
0.3
DQ2
0.3
DQ9
0.3
DQ1
0
DQ8
0.3
DQ0
3.3
OE
VSS
3.3
CE
0
A0
HAD14
HAD13
HAD12
HAD11
HAD10
HAD7
HAD6
HAD5
HAD4
HAD3
HAD2
HAD9
HAD1
HAD8
HAD0
HA1
C204
0.01
C263
0.01
128Mbit SD-RAM
IC202
MT48LC4M32B2-7
C217
0.01
G3
C219
0.01
C234
0.01
C239
0.01
C242
0.01
C245
0.01
C249
0.01
MD0
MD1
MD2
MD3
MD4
MD5
MD6
MD7 MD8
MDQM0 MDQM1
MWE
MCAS
MRAS
MCSO
MA11
BA0
BA1
MA10
MA0
MA1
MA2 MA3
MDQM2 MDQM3
MD16
MD17
MD18
MD19
MD20
MD21
MD22
MD23 MD24
MD15
MD14
MD13
MD12
MD11
MD10
MD9
MCLK
MA9
MA8
MA7
MA6
MA5
MA4
MD31
MD30
MD29
MD28
MD27
MD26
MD25
R251
10k
C253
0.01
C254
10
FL202
C226
0.01
C238
0.01
C244
0.01
C248
0.01
FL203
Q202
2SB710A-RTX
*
R254
C274 C314 C315
0.01 0.01 0.01
E L
G4
G5
G9
G8
G10
A
C319
33p
2
1
0
D
D
A
A
H
H
4
6
5
3
D
D
D
D
D
A
A
A
A
A
H
H
H
H
H
1
7
0
9
8
1
1
D
D
D
D
D
A
A
A
A
A
H
H
H
H
H
4
5
3
12
1
1
D
D
D
A
A
A
H
H
H
2
1
1
A
A
D
H
H
A H
E
3
L
A
A
H
BUS INTERFACE
IC215
SN74ALVCH16841
DGGR
*
3
0
4
G6
G7
A H
7
5 A H
8
6 A
C356 C355
0.01 0.01
9
1
A
A
A
A H
H
H
H
H
5
1
2
1
1
A
A H
H
6
4
1
1
A
A H
H
7
1
1
1
A
A
A H
H
H
0
8
9
2
1
1
A
A
A
H
H
H
2
2
A
A
H
H
2
1
4444
Page 45
6-15. Schematic Diagrams – DVD Board (7/10) – • See page 66 for Waveforms. • See page 71 for IC Block Diagrams.
(7/10)
R600
DATA(O)
DOSEL1(I)
IC612
100
PLOCK
Z2
Z4
Z3
R687
1k
100
100
100
R605
R606
R607
R614C626 C616
C627
33k0.01 0.1
0.01
R611
100
BCK(O)
LRCK(O)
CKOUT(O)
AGND
AVDD
0.01
CKSEL0(I)
256FS
CKSEL1(I)
RSTDIR
R672
100
XMODE(I)
LR
SPDIF(O)
DISEL(I)
LPF(O)
DIN2(I)
DIN1(I)
DIN0(I)
VIN(I)
R(I)
DVDD
DGND
C668
0.01
CW
BCK
SLR
LRCK
220
220
220
220
220
R676
R677
R673
R674
R675
R615
4.7k
R616
5.6k
C637
0.01
R623
100
DIN
SPDIF
R629
100
DOUT
C652
220
4V
C634
0.1
C612
10
C609
0.1
C647 C644
0.01 0.01
C653
0.01
C650
0.01
R645 10k
R689
100
100
33
100
100
100
100
C667 C673
10 0.01
RSTDSP
R700R956
10k10k
SCK
LRCK
BCK
LR
LRCKO
BCKO
256FS
D1
D2
D3
D4
LRCKI
BCKI
CW
X601
13.5MHz
R648
R637
100
100
R655
R658
R659
R662
R664
R666
R667
(Page 41)
CDDOUT
SDATAL
SDATAR
SDATAC
SDATALF
SDATALS
SDATARS
DSMCK
C608
0.1
C603 C604
X600
22p 56p
12.288MHz
R602
1M
R608
3.3k
AUDIO-(O)
XIN(I)
XOUT(O)
CSFLAG(O)
F0(O)
F1(O)
F2(O)
VF(O)
C671 C661
0.01 0.01
10k
10k
DVDD
DGND
LOCK(O)
BPSYNC(O)
ERROR(O)
DO(O)
DI(I)
R661
100
C636
0.1
R625
3.3k
ERR
DO
DIGDI
DSBC
100
R628
R631
100
L602 10µH
FL606
R682
R686
10k
R688
10k
2FS/EX
SYNC
INIT
R684
100
R692
100
R695
R699
100
EMPHA(O)
CL(I)
CE(I)
MODE0(I)
XSEL(I)
R639 R642
100 100
100
R640
DIGCLK
CSDIR
EXD1
Z1
Z4
Z2
XMCK(O)
DIGITAL AUDIO
INTERFACE
IC606
LC89056W-E
MODE1(I)
C648
0.1
Z3
DVDD
DGND
XST
100
R603
DGND
DVDD
DIGITAL AUDIO
Z1
100
R604
XSTATE(O)
DOSEL0(I)
C646
PROCESSOR
CXD9633Q
HCD-S888
Ver 1.2 2003.11
DIN
DOUT
0.01 0.01
C611 C635
V7
V6
V4
V1
V3
V2
A6
A5
A7
OE
S-RAM
IC604
IS61LV6416-10TLT
V34
10k
BHE
A0
A1
A2
A3
A4
V30
V31
V32
V33
PM
SLR
V30
R634C641
1k0.01
R998
10k
V8
D12
D13
D3
D2
V27
V26
V29
V28
DIGITAL AUDIO
SIGNAL PROCESSOR
CXD9617R
V9
V11
V10
V12
D9
VSS
VDD
V27
IC607
D8
D11
D10
VDD
VSS
D7
D4
D6
D5
V22
V23
V24
V25
V26
V25
V24
V16
V13
V15
V14
SPDIF
A9
A8
NC
WE
V20
V21
C613C617
100.1
C642C640
0.010.01
V23
NC
A11
A10
A14
A15
A12
A13
NC
V17
V18
V19
FL605
C639
0.1
V1
V3
V2
V33
V22
V13
V34
G
IO
IC605
NJM2391DL1
-26(TE1)
+2.6V REGULATOR
V15
V16
V17
V14
V12
V11
V10
V9
V8
V7
V6
V5
R663
100
V18
V19
V20
R671
100
FL604
C643
220 4V
V5
BLE
D14
D15
D1
D0
CS
V28
V29
V31
V32
DIN
DOUT
DGND
(Page 47)
SPDIF
(Page 43)
DGND
C638
0.1
FL603
C674
10
C651
0.01
DA03V
(Page 48)
B1
(Page 47)
C675
0.01
R972
R919
10k
C676 C677C679
0.01 0.010.01
A1
A2
10k
10k
R960
R961
R962
10k
10k
R679
100
R680 C672C670 100 0.010.01
V4
HACN
HCS
DSPDO
DIGCLK
DIGDI
V21
BST
C660C669
0.010.01
ERR
GP9
B2
B3
B4
(Page 46)
4545
Page 46
HCD-S888
Ver 1.3 2003.12
6-16. Schematic Diagram – DVD Board (8/10) – • See page 66 for Waveforms.
(Page 47)
(Page 47)
(Page 48)
(Page 58)
(Page 47)
(NC)
STANBY-SW
I/P-SEL
ST-LED
L-SEN
D-SEN
SEN2S
DGND
6.5V
(Page 45)
A1
A2
(Page 48)
D5V
(8/10)
JW903
0
Q903
2SC2712-GL
-TE85L
INVERTER
CN900
IN
OUT
CLK
2PIN
RESET
VPP
VDD
GND
CN005
17P
6.5V
DGND
ENB
ENA
KEY1
KEY0
KEY2
FDATA
FCS
SIRCS
FCLK
DGND
DIMM
DGND
5V
STBY-LED
POWER-SW
5V
TP050
TP051
TP052
TP053
TP054
TP055
TP056
TP057
TP058
TP059
TP060
TP061
TP062
FB005
R069
0
R068
0
R065
0
R063
0
R058
0
R055
0
R053
0
R070
0
R052
0
R047
0
FB006
R057
0
R056
0
R980
47k
R979
47k
C922
0.1
FDATA
SIRCS
DIMM
Y1
Y2
Y3
Y4
CS3
LT
RSTAD
X901
20MHz
R929
AV2
FM
Q902
DTA114EKA
-T146
MUTING
CONTROL
R899
Q900
DTA114EKA
-T146
MUTING
CONTROL
R932
UTE
FM
SIRCS
R685
2.2k
DRST
R948
EB
EA
K1
K0
K2
FCS
FCLK
OCP
10k
STPOW
R993
1k
R946
10k
AUMUTE
Q913
2SA1037AK
DISC
LOADING
DETECT
R908
10k
15k
10k
1k
R991
10k
R985 470k
R957 R955 D903
10k 10k 1SS355
CS1
CS2
MUTEG
MUTEN
1k
R959
TUDO
TUDI
TCE
TUN
R951
10k
R986
47k
Q906
2SC2712-GL
-TE85L
SIRCS
DETECT
DO
DXST
RSTDIR
AMPRST
10k
R909
100
100
R967
R968
FDATA
FCLK
DIMM
TUCLK
R965 C913 C914 10k 0.01 0.01
D904
1SS355
R978
1k
R977
C917
0.1
22k
CSDIR
FCS
R987
47k
DERR
DPLOCK
SYSTEM CONTROLLER
µPD70F3033BYGF
0
0
R061
R062
R970
10k
2SC2712-GL
DGP9
HPSW
WAKE UP
PM
BST
HCS
100
R911
IC901
-M27-3BA-A
100
R926
INIT
Q907
-TE85L
DETECT
DHACN
1k
R936
RELAY
P-PWM
RSTDSP
100
100
912 R
R913
IORST
PARA-DO2
IOLAT1
C918 R989 100p 0
IOCLK
0.01
C901
IODATAI
DIGCLK
100
R914
DIGDI
100
915 R
DDSPDO
I2CCLK
TP902
CQRST
100
R916
I2CDATA
TP901
AMPCLK
100
900
JW
R981 10k
Y4
AMPDATA
100
R910
R907 R918
3.3k 820
R906
3.3k
R917
8208P
Y2
Y1
Y3
I2H
SYNC
2FS/EX
10k
R922
R937
10k
R939
10k
10k
R941
R942
3.3k
R943
3.3k
R944
10k
R935
4.7k
AV1
AV0
RDSC
SIRCS
10k
R971
PSW
DVDPW
RDSD
R933
10k
EB
100p
EA
C921
100p
C908
K2
330p
C905
K1
330p
K0
C906
0.001
C907
R969 150
T
IN
U O
KEY INPUT
D
D
0
C N
R988
K0
DETECT
N
N
IC903
G
G
PST9126NL
IC904
PST9140NL
K2
KEY INPUT DETECT
C1
(Page 47)
C2
C3
C4
C5
C6
C7
T
IN
U O
D
D
N
N
C
G
G
N
4646
Page 47
6-17. Schematic Diagrams – DVD Board (9/10) – • See page 66 for Waveforms. • See page 71 for IC Block Diagrams.
HCD-S888
(Page 46)
(Page 46)
(Page 48)
(Page 36)
L-SEN
D-SEN
SEN2S
(Page 45)
B4
B3
B2
B1
(9/10)
C1
R657
1k
R626 R610
R609
1k 2.2k
+5V REGULATOR
IC600
NJM78M05DL1A
-TE1
µH 10
L600
C621 470p
C629 470p
R621
EXD1
R622
BCKI
R624
LRCKI
R617 R656
C2
C3
C4
C5
C6
C7
C009
D+5V
M+12V
M+12V
MGND
MGND
CK.SENSOR
D.SENSOR
SW(2)
SW(1)
E1
E2
E3
E4
LO-MTR-R
LO-MTR-F
CK-MTR-R
CK-MTR-F
SENSE-LED
0.01
CN006
18P
DGND
MGND
M12V
0 0
TP078
R077
0
R072
0
TP078
TP079
TP080
TP081
TP082
TP083
TP084
TP085
TP086
TP087
TP088
TP089
TP090
TP091
TP092
TP093
0
R010
SEN1
0
R074
0
R073
SEN2
SEN3
SEN4
SEN5
SEN6
MA1
OI
G
C606
C607
100
6.3V
C610
47
6.3V
C615
0.1
100
100
100
C631C630
0.110
MA2
MB1
MB2
MC1
C605 C600 C601
0.1
0.1 0.1 0.1
R945
10k
C602
A/D CONVERTER
IC602
100 16V
PCM1800E/2K
IORST
IOCLK
IOLAT1
2SD1819A-QRS
RESET SWITCH
+10V REGULATOR
µPC2910T-E1
RB901
10k
R949
10k
Q901
-TX
IC601
OI
G
R920
C620
0.1
SEN1
SEN2
SEN3
SEN4
SEN5
SEN6
C618
C632
0.01
100
C909
0.22
R950
47k
R964
47k
D902
1SS355
10
16V
16V
10
C614
C619
0.1
C622
10
16V
C623
16V
10p
R620
100
MECHANISM DECK CONTROLLER
IC902
PT8300
RESET SIGNAL
GENERATOR
IC907
PST9140NL
SCK
BCKO
D4
LRCKO
R635R647 C645R636
R696
220
R646R644
4.7k10k
10k
4.7k
0.1
R651
R652
C656
C663 R654 470p
47
6.3V
10k220 220p4.7k
VCC
LOW-PASS
FILTER
GND
220p
0.1
C678
C552
C662
R660
220p
220
220
R665
10k
1SR154
D901
C911C912
6.3V
IC610
NJM2904V(TE2)
R668
1k
C659 220p
FB902
Q908
DTC124EKA
-T146
Q909
DTC124EKA
-T146
R954
10k
XST
R900
DXST
ERR
DERR
R902
PLOCK
R904
DPLOCK
D900
1SR154
47
Q912
2SC2712-GL
-TE85L
R940
100
C658 470p
R649
4.7k
D/A CONVERTER
IC608
AK4382AVT-E2
C655
C657C625
100
0.110
6.3V
RSTAD
LT
DIGCLK
DIGDI
C902
0.1
R974
R921
0
100
IODATAI
R999
1.5k
D907
1SS355
PARA-DO2
R952
100
R930
10k
AND GATE
IC905
TC7S08F-TE85L
GND
VCC
C903
3.3 50V
5V
MA1
MA2
MB1
MB2
MC1
R990
15k
IN
RESET
GND
GND
NC
C926
0.1
16V
100
C654
R650
4.7k
R653
4.7k
C927
0.1
470
GND
VCC
Q908-910
ENABLE SWITCH
Q910
DTC124EKA
-T146
100
100
100
Q911,912
LED DRIVE
Q911
DTC124EK
ST-LED
LEVEL SHIFT
IC900
TC74HCT7007AF
R992
10k
NJM2904V(TE2)
LOW-PASS
FILTER
IC603
FB901
STPOW
R627R630
R938
10k
(Page 48)
DA05V
2.2k470
C925 R931
0.1 1k
P-PWM
C900
0.1
2FS/EX
100
R901
100
R903
DDSPDO
R905
100
PSW
R934
R966
10k
220
STANBY-SW
R669
DHACN
DSPDO
(Page 48)
12V
R026
TP030
RDSD
RDSC
TUDO
TUDI
TUN
TCE
TUCLK
AV0
AV1
AV2
AUMUTE
FM
AMPRST
MUTEG
MUTEN
AMPDATA
AMPCLK
CS1
CS2
CS3
DRST
OCP
HPSW
FMUTE
RELAY
STPOW
DVDPW
I2CDATA
CQRST
I2CCLK
I2H
0
R028
TP031
0
R029
TP032
0
R031
TP033
0
R032
TP034
0
R034
TP035
0
TP036
FB003
R054
R014
R016
R018
R020
R001
0
R025
0
R027
0
R030
0
R033
FB001
R035
R037
R038
R040
R042
R044
R045
R046
R048
R049
R050
R075
0
SCK
LRCKO
BCKO
D3
D2
1k
0.1
16V
C633
10
4.7k
0.1
47k
C628
R613
C624
R612
R619R618 47k4.7k
ERR
GP9
DGP9
HACN
E5.6V
D1
CN001
12P
DGND
SCK
DGND
LRCKO
BCKO
D3
D2
D1
DGND
DGND
6.5V
6.5V
R024
0
TP001
R022
0
TP002
TP003
R002
0
TP004
R003
0
TP005
R004
0
TP006
R005
0
TP007
R006
0
TP008
TP009
0
R007
0
R008
TP010
0
TP011
TP012
0
TP013
0
TP014
0
TP015
0
TP016
0
TP017
TP018
TP019
TP020
TP021
TP022
TP037
0
TP038
0
TP039
0
TP040
0
TP041
0
TP042
0
TP043
0
TP044
0
TP045
0
TP046
0
TP047
0
TP049
6.5V
I/P-SEL
DGND
DOUT
DIN
CN002
RDATA
RCLK
TUNDO
TUNDIN
TUNSTE
TUNCE
TUNCLK
D.GND
D.IN
D.DND
D.OUT
D.GND
I/P-SEL
NC
AV0
AV1
AV2
AUMUTE
TU-ON
DGND
L
A.GND
R
A.GND
R.IN
A.GND
L.IN
10V
10V
CN004
INIT
PGMUTE
NSMUTE
DGND
SCDT
SHIFT
DGND
LAT1
LAT2
LAT3
DGND
EN
DIAG
HPSW
DGND
RELAY
HPMUTE
RESET
RELAY
STPOW
DVDPW
POWER-AD
AGND
I2C_SIO
ZIVARESET
I2C_SCL
I2C_CTRL
(Page 51)
29P
17P
(Page 48)
(Page 46)
(Page 45)
(Page 55)
(Page 51)
(Page 48)
(Page 43)
2
(Page 48)
(Page 47)
4747
Page 48
HCD-S888
6-18. Schematic Diagrams – DVD Board (10/10) –
6.5V
(Page 46)
(Page 47)
(Page 43)
(Page 45)
DGND
DA05V
DA05V
DGND
DA03V
DGND
C017 C016 C015
(10/10)
+3.3V REGULATOR
IC005
µPC2933T-E2
IO
G
0.1 0.1 0.1
+5V REGULATOR
IC004
µPC2905T-E1
G
IO
C014 C018
0.1 0.1
+1.8V REGULATOR
µPC2918T-E1
OI
C020
220
4V
IC006
G
C019
0.1
(Page 46)
(Page 43)
(Page 47)
(Page 47)
(Page 47)
(Page 39)
(Page 47)
+1.8V
D3.3V
DGND
A3.3V
E5.6V
M12V
D3.3V
A3.3V
MGND
DGND
DGND
MGND
M12V
D5V
+5V REGULATOR
IC003
µPC2905T-E1
OI
C010
G
C013
0.1
FL003
FB008
FL004
FB010
C005
220
4V
Q002
2SB906(TE16L)
Q004
2SB906(TE16L)
+5V REGULATOR
IC002
µPC2905T-E1
IO
G
0.1
R067
470
DTC124EKA
-T146
Q003,004
B+ SWITCH
R066
1k
DTC124EKA
Q001Q003
-T146
R011
R009
R079
1k
1k
1k
Q001,002
B+ SWITCH
FB014 FB013
C003
100
6.3V
FL006
FB012
C004
47
16V
FL005
FB009
C006
47
16V
FB011
FB007
R017
R019
R021
R023
R060 C007
R059
R051
0
2.2k
0
0
0 10p
0
0
TP063
TP064
TP065
TP066
TP067
TP068
TP069
TP070
TP071
TP072
TP073
TP048
12V
6.5V
DVD3.3V
E5.6V
RESET
P.CONT1
P.CONT2
A/D
MGND
DGND
DGND
AGND
P.CONT3
CN008IC001
13P
(Page 65)
D5V
C012
0.1
6.5V
12V
A5V
+3.3V REGULATOR
µPC2933T-E2
IO
G
C008 C011
0.1 0.1
C001
6.3V
100
DVDPW
RESET
STPOW
RELAY
POWER-AD
AGND
(Page 47)
4848
Page 49
6-19. Printed Wiring Boards – AMP Section (1/2) – • See page 32 for Circuit Boards Location.
1 2 3 4 5 6 7 8 9 10
A
B
C
IC303
IC302
D
E
F
G
H
IC301
IC308
IC306
IC304
HCD-S888
• Semiconductor Location
Ref. No. Location
D111 F-7 D112 F-6 D113 F-5 D114 F-4 D115 F-3 D141 E-8 D142 E-7 D143 E-6 D144 E-4 D145 E-3 D151 H-8 D152 H-6 D153 H-5 D154 H-4 D155 H-3 D301 H-10 D303 A-6 D304 G-10
IC301 C-8 IC302 C-5 IC303 C-3 IC304 C-9 IC306 F-9 IC308 B-9
Q111 J-8 Q112 J-8 Q113 J-7 Q114 J-8 Q115 J-5 Q121 J-8 Q122 J-8 Q123 J-7 Q124 J-7 Q125 J-6 Q302 B-6 Q303 G-9 Q304 F-9 Q305 F-10 Q310 J-7
I
J
K
4949
Page 50
HCD-S888
6-20. Printed Wiring Boards – AMP Section (2/2) – • See page 32 for Circuit Boards Location.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
A
37
@
37
• Semiconductor Location
B
IC307
C
D
E
HP BOARD
(COMPONENT SIDE)
F
IC101
IC102
IC103
IC104
IC105
Ref. No. Location
D101 E-6 D102 E-7 D103 E-8 D104 E-10 D105 E-11 D121 H-6 D122 H-7 D123 H-8 D124 H-9 D125 H-11 D131 H-6 D132 H-7 D133 H-8 D134 H-10 D135 H-11 D302 C-12 D305 E-5 D306 E-4
IC101 F-6 IC102 F-7 IC103 F-8 IC104 F-10 IC105 F-11 IC305 K-11 IC307 B-6
Q301 B-7 Q900 J-15 Q901 I-16
G
11
1-685-083-
(11)
H
HP BOARD
FB805
I
L903
R991
J
64
IC305
K
L
(CONDUCTOR SIDE)
CN900
FB804
5
R992
FB803
1
C991
R902
Q900
J900
PHONES
L902
E
C902
C903
C992
R901
R903
L901
R900
1-685-083-
Q901
E
L900
C904
J900
11
(11)
5050
Page 51
6-21. Schematic Diagrams – AMP Section (1/2) – • See page 66 for Waveforms. • See page 71 for IC Block Diagrams.
HCD-S888
CN302
17P
0
0
0
316
315
R
J900
C904
C903
0.01
0.01
C902
0.1
R900
4.7k
Q901 Q900
DTC343TK DTC343TK
C992
0.047
68
R901
0
992 R
FB804
L902
CN900
5P
L901L900
R903
4.7k
902
68
R
C991
0.047
0
991 R
803 FB
L903
FB805
302 D
A111-TX M
R
0
470
470
47
47
311
313
314
312 R
R
R
R
C324
0.01 C325
0.01
0
0
70 4
47
470
09 3 R
310
308
307
R
R
R
323
0.01
C
IC302
CXD9730Q
CN301 CN304 CNP303
12P 2P 5P
R367
L301
FL301
0UH
0
0
0
0
47
306 R
100
10
10
10
10 5
01 3
304
303
302
R
R
R
R30
R
C321
100 10V
22 C3
0.01
FB302
0UH
R379
1k
C332
0.01 1k
R380
2.2k
R381
1k
R382
1k
R383
C331
0.01
R384
1k
10V
02
.01
C301
0
C3
0 22
C307
0.01
100 10V
C305
100 10V
C306
0.01
C308
C303
0.1
C304
0.01
308 IC
A033FP-E2 B
R368
R369
-E2
7
013
30
301 Q
05FP
IC
A
2SB1
B
302
124EKA
Q
C T D
303 D
X
A111-T M
180 180
180
47k
C300
2200 35V
370 R
4.7k 1 37
R
CNP305
5P
22k
22k
344
345 R
R
C353
22k
120p
347 R
33k
R348
100p
C355
470 16V 470 16V
Q303
DTC124EKA
22k
377
301
R
D
ZSTE-17 13B D U
C345
0.1
C346
47 35V
R349 R350
10k 10k
C347
100 16V
C348
IC305
R352R351
C350C354
NJM4580E(TE2)
0.1 24k24k
100p100p
22k
346 R
C356 C352
0UH
IC301
CXD9730Q
R326
100
FB305
H
01
09
16V
0U
FB3
C3
47
10 3 C
0.01
C320
0.01
R378
1k
C319
0.01
FB304
0UH
C316 C317C315C314
0.1 0.10.10.1
C318
100 10V
C377
L303
C379 C378 10p 0.001
C375
H
07
22
6.3V
0U
FB3
C376
5p
z H
01
52M
X3
49.1
0.01
FT1
1M
680
R336
37 3 R
04D U
1G
IC304
74VHC C M
10k
R338
26
0.1
C3
304
22k
22k
D
TE17 5.6B ZS
D
375
376 R
R
U
22k
22k
340
339 R
R
22k
C349 120p
342
22k
R
341 R
100p
343
33k
R
C351
C336
0.01
C337
0.01
R335 C338 C339 C340 C341 FB306
100 0.1 0.1 0.1 0.1 0UH
335
0.01
C
IC303
CXD9730Q
0V
H
1
33
303
0U
C3
FB
100
C334
0.01
C344
0.01
0.01
C343
R332R333R334
100100100
42 C3
7
0.1
C32
1 3
100
330
R3
100
R
R385
1k
V 10
100
28
0.1
C3
100
100
328
329
R
R
R325
22
C312
0.01 C313
0.01
29
0.1
C3
327
100
R
0
10V 33 C
00
1
1
311
0.0
C
5151
Page 52
HCD-S888
6-22. Schematic Diagrams – AMP Section (2/2) – • See page 66 for Waveform. • See page 71 for IC Block Diagrams.
C115
100 10V
C125
C135
0.01
C145
0.1
C175
0.01
C165
100 35V
C195
C205
100 10V
C215
0.1
0.1
0.1
P6SMB39AT3
C114
100 10V
SFPL
C105
0.022
D105
0.1
C155
C185
D115 SFPL
D135
LI116
D155
L105
0.022
D125
LI116
B39AT3
D145
P6SM
C225C235
11
IC105
CXD9702L
C134
0.01
C144
0.1
C174
0.01
C164
100 35V
C194
0.1
C204
C214
100 10V
P6SMB39AT3 P6SMB39AT3
SFPL
D104
0.1
C154
D114 SFPL0.1
D134 LI116
D154 D144
C104
0.022
C184
0.022
D124
LI116
L104
C224C234
11
IC104
CXD9702L
C113
100 10V
LI116
SFPL
D103
0.1
C153
D113 SFPL
D133
C223C233
C133
0.01
C143
0.1
C173
0.01
C163
100 35V
C193
0.1
C203
0.1
C213
100 10V
D153 D143
P6SMB39AT3 P6SMB39AT3
IC103
C103
0.022
C183
LI116
11
CXD9702L
0.022
D123
L103
C112
100 10V
C132
0.01
C142
0.1
C162
100 35V
C172
0.01
C192
C202
100 10V
C212
0.1
0.1
P6SMB39AT3
C111
100 10V
IC102
SFPL
C102
0.022
D102
B
0.1
C152
C182
D112 SFPL
D132
LI116
D152
C232
D122
LI116
P6SMB39AT3
C222
1
1
CXD9702L
0.022
D142
L102
C121C122C123C124
C131
0.01
C141
0.1
100 35V
C171
0.01
C191
C201
100 10V
C161
C211
0.10.10.10.1
0.1
0.1
P6SMB39AT3
SFPL
C101
0.022
D101
0.1
151 C
C181
D111 SFPL
D151
0.022
D121D131
LI116LI116
D141
P6SMB39AT3
L101
C221C231
11
IC101
CXD9702L
22k
22k
R353
R354
C357 100p
22k
22k
R362
R356
R355
R357
C358 C361
100p
33k
R358
C359
Q304
DTC343TK
10k
33k
100p 100p
IC306
NJM4580E(TE2)
C362
C363
Q305
DTC343TK
R366
0.1
47 35V
R359
100k
C365
0.1
C364
100 16V
R363
10k
R361
33k
33k
C360
360
100p
R
22k
25V
C366
22
100
R364
GP302
100
R365
D305
MA111-TX
D306
MA111-TX
J402
1P
100k
R114
Q114 Q124
2SA1602 2SA1602
100k
R386
100k
C264
1
R104
R124
100k
Q310
2SC1623
100k
C265
1
R115
R125
100k
Q115 Q125
2SA1602 2SA1602
Q121
2SA1602
Q111
2SA1602
R111
100k
1
C261
R121
100k
R101
100k
C255
0.01
C245
0.01
C254
0.01
C251
0.01
C241
0.01
C242
0.01
C252
0.01
C243
0.01
C253
0.01
C244
0.01
GP301
100k
R105
100k
R112
Q112 Q122
2SA1602 2SA1602
100k
C262
1
R102
R122
100k
100k
R113
100k
C263
1
R103
R123
100k
Q123Q113
2SA16022SA1602
5252
Page 53
6-23. Printed Wiring Boards – I/O Section (1/2) – • See page 32 for Circuit Boards Location.
1 2 3 4 5 6
A
HCD-S888
B
C
I/O BOARD
(COMPONENT SIDE)
D
11
1-685-078-
(11)
5353
Page 54
HCD-S888
6-24. Printed Wiring Boards – I/O Section (2/2) – • See page 32 for Circuit Boards Location.
1 2 3 4 5 6 7 8
A
B
C
D
VIDEO
C288
R269
R278
I/O BOARD
J202
MONITOR
OUT
S VIDEO
(DVD ONLY)
4 3
2 1
C244
R267
C292
C285
C284
E
Q210
R286
(CONDUCTOR SIDE)
R270
C295
C293
IC208
C277
C294
C279
C276
E
Q214
C283
IC204
C296
C280
C286
C248
C290
IC209
C274
IC204
OPTICAL
DIGITAL IN
R255
31
C249
L202
C299
C291
C282
C287
C297
C300
C301
L209
C275
C281
C268
C269
C278
R254
C289
C298
C330
PR/C
R259
R268
C302
R273
13
64
IC206
IC207
C265
R
C231
R302
C245
R249
C202
L RAUDIO INVIDEO IN
C242
C272
J206
R253
C243
PB/C
C267
B
R243
L207
R246
C218
C240
R301
R300
E
Q205
R223
R256
CN203
E
Q206
Y
R224
R218
VIDEO 2
COMPONENT
VIDEO OUT
C239
C226
C228
R219
C225
C227
C235
C241
R247
R242
R226
IC202
R222
VIDEO
OUT
R231
R303
R236
R252
C222
R266
R233
R238
C224
Q208
R217
C220
R225
C221
L206
VIDEO
C229
R251
E
R244
R265
IN
R227
R250
C237
C223
VIDEO 1
AUDIO
OUT
L R
R230
C233
R237
R204
R202
R214
R220
C211
R215
C609
R221
C230
J205
C238
E
R201
R205
C608
R291
E
Q223 D204
R241
Q207
C201
E
C210
E
C216
R293
R216
CN202
C209
R206
Q201
R294
Q220
Q221
C232
R229
R228
R207
R292
R290
E
R213
AUDIO
IN
L R
C234
R232
C208
16 9
D201
C207
1
R203
C203
C213
C215
C214
R295
L205
Q222
D203
E
D202
C236
C206
X201
R235
CN201
C217
R211
R210
1-685-078-
C205
8
R209
CN205
IC201
C204
R212
R208
11
(11)
AM
AM
COAXIAL
75
FM/AM TUNER
PACK
SUPPLIED WITH
THE ASSEMBLED
BLOCK
FM
• Semiconductor Location
Ref. No. Location
D201 C-6 D203 D-6
IC201 C-6 IC202 C-4 IC204 B-2 IC206 C-3 IC207 D-3 IC208 C-2 IC209 D-2
Q201 C-5 Q205 C-4 Q206 C-4 Q207 B-5 Q208 B-5 Q210 D-1 Q214 D-1 Q220 C-5 Q221 C-5 Q222 D-6 Q223 D-5
SEL BOARD
CNP205
1 2
S801
SCAN SELECT
INTERLACE SELECTABLE
1-685-085-
11
(11)
E
F
DVD BOARD
CN003
(Page 37)
E
DVD BOARD
CN002
(Page 37)
5454
Page 55
6-25. Schematic Diagrams – I/O Section (1/2) – • See page 66 for Waveforms. • See page 71 for IC Block Diagrams.
HCD-S888
VIDEO 2
VIDEO 1
AUDIO OUT R
AUDIO IN R
AUDIO OUT L
AUDIO IN L
VIDEO OUT
VIDEO IN
AUDIO IN R
COMPONENT
VIDEO OUT
AUDIO IN L
COMPONENT
VIDEO OUT
PB/CB
VIDEO IN
COMPONENT
VIDEO OUT
PR/CR
(1/2)
Q201
2SC2492K-T
Q208
MUTING
C225
0.1
-146-QR BUFFER
IC201
BU1924F-E2
CMP
VSS3
VSS1
VDD1
MUX
VREF
RDATA
QUAL
RDS DECODER
R219
R224
T2
T1
VSS2
VDD2
XI
XO
NC
RCLK
100
100
J205
6P
C234R229C236R235
1000p100k220p47k
0
R300
R232
6.8k
0
R303
C233
1000p
R231
75
R251
75
2200p
C229
2200p
(CHASSIS)
J206
6P
Y
C231
2200p
C244
C1
C2
R254
75
C3
0V
16V
5
10
10
243
245
C
C
47k220p
R230 100k
R237
6.8k
R243
6.8k
R249
6.8k
25V
C237
22
25V
C239
22
25V
C240R246 220p47k
C241
22
25V
C242R253 220p47k
R236
10k
R233
R242C235R241C238
10k
10k22
R238
10k
R244
10k
R250
10k
10k
10k
247
252
R
R
X2
VDD
16V
Y2
Y0
22
0.1
23
C221
C2
R203 R204 R202 R205 C203
68k 47k 1 k 100k 0.1
C204 560p
C207
4.7 50V
B
A
X
X0
X3
X1
Y1
Y3
Y
C226
0.1
AUDIO INPUT
SELECTOR
VSS
VEE
INH
0.1 8 22
C
IC202
MC14052 BDR2
DTC343TK-T-146
C209
47
16V
Q206
DTC124EK INVERTER
DTC343TK-T-146
Q207
MUTING
R201C201
4.7k330p
7
B
201
.3
Z-TE1
D
-4
D U
X201
4.332MHz
R206 470k
R207
270
C205
0.01 C206
51p
C208
56p
R225R217R218R223
33k33k10k10k
C220
22
25V
R222 R226
33k 33k
Q205
DTC124EK
INVERTER
R292
1k
2SC2412K 2SC2412K
C210
R294
22
330
25V
R214
6.8k
C216C215
11
R290 470k
Q220 Q221
C224
C222
TD
R212
C213C214
0.010.01
R208
D203 D202
MA111-TX 0
C217
220 16V
L205
Q222
2SA1037AK
B+ SWITCH
R293
1k
R291 470k
AMPAMP
R295
330
22 25V
22 16V
R227
1k
1k
D204
0
Q223
DTC124EKA
B+ SWITCH
C211
22
25V
R215
6.8k
100k
R220
6800p
C608
6800p
C609
100k
R221
C227
22 16V
C230
10
50V
C232R228
10
50V
R213R216
47k4.7k
L206
10µH
R266
10k
R256
10k
CK
R209
DO
CE
R211
DI
R210
CN201
11P
L-CH
220
TUNED
R-CH
10V
A.GND
FM-DET
A.GND
220
CK
220
DO
220
CE
220
DI
CN205
2P
CN202
29P
RDATA
RCLK
DO
TUNDO
DI
TUNDIN
TD
TUNSTE
CE
TUNCE
CK
TUNCLK
D.GND
D.IN
D.DND
D.OUT
D.GND
I/P-SEL
NC
AV0
AV1
AV2
AUMUTE
TU-ON
DGND
L
A.GND
R
A.GND
R.IN
A.GND
L.IN
10V
10V
CNP205
2P
FM/AM TUNER
SUPPLIED WITH THE ASSEMBLED
(Page 47)
PACK
BLOCK
S801 SCAN SELECT SELECTABLE
INTERLACE
COAXIAL
75
FM
AM
Z1
Z2
Z3
Z4
7
Z5
Z8
Z
Z9
10 Z
(Page 56)
5555
Page 56
HCD-S888
6-26. Schematic Diagrams – I/O Section (2/2) – • See page 71 for IC Block Diagrams.
(Page 55)
MONITOR
OUT
S VIDEO
VIDEO
OPTICAL
DIGITAL IN
VIDEO 2
Z1
Z2
Z3
Z4
Z5
Z7
Z8
Z9
Z10
(2/2)
C218
47
C277
10µH
25V
10V
C202
220 10V
L202
L209 10µH
C276
22
D4
D2
D1
C285
0.1
C269
C281
0.1
10
50V
C294
0.1
C275
0.1
D5
OPTICAL
RECEIVER
IC204
TORX179L
VCC
GND
R
OUT
J202
2P
C288R269
0.175
R267
75
C1
C2
C3
R270
R259
R268
R273
220 10V
C292
100 16V
C293
470 10V
C295
75
75
75
75
100 16V
C296
220 10V
C297
100 16V
C298
100 16V
C299
C300
22 25V
100 16V
C301
22 25V
C302
C249
0.1
C248
22
25V
VIDEO AMP, 75 DRIVER
VCC2
COUT
GND2
VOUTB
VOUTA
GND2
YOUTB
YOUTA
GND2
CYOUTB
CYOUTA
GND2
CBOUTB
CBOUTA
GND2
CROUTB
CROUTA
R255
IC208
MM1568
R301
0
R302
0
100
VCC1
CIN
MUTE1
VIN
YC MIX
YIN
BIAS
GND1
TRAP
GND1
NC
CYIN
CLP
CBIN
MUTE2
CRIN
GND2
C279
0.01
C286
0.1
C283
1 50V
C280
1 50V
IC206
MM1510
PSSAG
OUT
GND
VCC
IN
75 DRIVER
100 16V
C284
0.1
100 16V
C268
C278
10
16V
C287
0.1
D4
C274
C282
10
0.1 16V
GND
VDD
GND
GND
C291
10
50V
C290
0.1
VIDEO
SELECTOR
IC209
NJM2285V-TE2
100p
C330
L207
10µH
C267
C272
100
0.1
10V
D3
C265
10
16V
NC
I/P SW
CR
GND
CB
D5V
D5V
GND
VIDEOY
GND
VIDEOC
GND
VIDEOV
VS/WIDE
CN203
14P
(Page 43)
GND
VDD
OUT
IN3
235V
07
2
IC2
JM
IN1
SW1
IN2
C289
10
50V
VIDEO INPUT
SELECTOR
N
SW2
R265
D1
D2
D4
D5
D3
10k
R278
Q210
DTA114EKA
Q210,214
R286
WIDE SWITCH
10k
10k
Q214
DTC144EKA
5656
Page 57
6-27. Printed Wiring Boards – DC-DC Converter Section – • See page 32 for Circuit Boards Location.
1 2 3 4 5 6 7 8 9
HCD-S888
DDCON BOARD
(COMPONENT SIDE)
A
11
(Page 59)
(11)
K
FL BOARD
CN806
(Page 61)
1-685-076-
CONTROL BOARD
L
B
DDCON BOARD
22
CN807
R838
I
POWER SW
C
BOARD
CNP911
(Page 64)
FB802
CN814
(CONDUCTOR SIDE)
CN803
CN802
R843
FB800
R842
R841
FB801
C821
R850
L801
E
Q803
E
Q804
C826
T801
DC-DC CONVERTER
D809
D807
C823
D806
D808
R855
R874
C820
C822
D810
1-685-076-
CN804
11
(11)
CNP808
CN805
D
G
DVD BOARD
CN005
(Page 37)
J
FL BOARD
CNP801
(Page 61)
POWER LED BOARD
CNP809
R804
12
D812
(STANDBY)
D812
1-685-077-
11
(11)
5757
Page 58
HCD-S888
6-28. Schematic Diagrams – DC-DC Converter Section –
CN814
17P
6.5V
GND
ENB
ENA
KEY1
KEY0
KEY2
FDATA
FCS
SIRCS
CN807
2P
FCLK
DGND
DIMM
DGND
5V
STBY-LED
STBY-SW
(Page 46)
(Page 65)
FB802
B1
B2
B3
B4
B5
C1
C2
C3
C4
C5
B6
B7
R838
R841
R842
R843
47
100
100
100
C3
B7
C1
C4
C2
FB800
CN803
6P
(Page 62)
(Page 60)
CN804
6P GND
R804
470
D812
SLR325VR-T31
STANDBY
CNP809 CN802
2P 2P
CN805
C5
4P
(Page 62)
FB801
B5
B3
B4
B1
B2
B6
C821
50V
10
R850
3.9k
L801 47µH
Q803
2SD1624
-T-TD OSC
Q804
2SD1624
-T-TD OSC
T801
DC/DC
CONVERTER
0.01
C826
D806
MA111-TX
D807
MA111-TX
D808
MA111-TX
D809
MA111-TX
C820
0.01
D810
UDZS-TE17
-6.2B
C823
R874 R855
10
33k 100
35V
C822
0.1
5858
Page 59
6-29. Printed Wiring Boards – Control Section – • See page 32 for Circuit Boards Location.
HCD-S888
VOL BOARD
S800
ROTARY ENCODER
VOLUME
3
C800
CN820
C801
1
1-685-084-
11
(11)
CONTROL BOARD
CONTROL BOARD
R849
S805
NEXT
R860
S803
+
PRESET
3
CNP813
(COMPONENT SIDE)
(CONDUCTOR SIDE)
PREV
S804
R800
S802
R809
S801
1-685-074-
R864
S806
11
(11)
+−
1
S821
S822
SOUND FIELD
R837
R873
R844
S823
DISPLAY BAND FUNCTION
S824
R801
R802
S825
R803
1-685-074-
11
(11)
CN808
1
6
L
DDCON BOARD
CN804
(Page 57)
5959
Page 60
HCD-S888
6-30. Schematic Diagrams – Control Section –
S800
ROTARY
ENCODER
VOLUME
ENB
GND
ENA
C800
0.01
C801
0.01
(Page 58)
CNP808
CNP813CN820
3P3P
6P
GND
R873
220
R809
220
R864
4.7k
R860R849R844R837
S821 S822 S823 S805 S803
SOUND FIELD
+
R800 R801 R802 R803
330 470 680 1k
S804 S802 S801S824
S806
DISPLAY NEXTPREV
BAND
PRESET
S825
FUNCTION
1k680470330
+
6060
Page 61
6-31. Printed Wiring Board – FL Board – • See page 32 for Circuit Boards Location.
HCD-S888
FL BOARD
(COMPONENT SIDE)
FL BOARD
(CONDUCTOR SIDE)
FLUORESCENT INDICATOR TUBE
FL801
IC802
1-685-082-
13
R815
C808
IC801
11
(11)
11
(11)
1-685-082-
1
K
DDCON BOARD
CN805
(Page 57)
4
1
CNP806
C819
R840
C817
C818
R839
C816
C815
C814
C813
CNP801
6
J
DDCON BOARD
CNP803
(Page 57)
6161
Page 62
HCD-S888
6-32. Schematic Diagrams – FL Board – • See page 66 for Waveforms. • See page 71 for IC Block Diagrams.
P23
FL801
P37
P36
P35
P34
P26
P25
P24
P6
P5
P9
P8
P7
P12
P11
P10
P14
P13
P17
P16
P15
P19
P18
P20
12G
P21
10G
11G
P22
P29
P28
P27
P23
7G
8G
9G
P25
P24
P33
P31
P32
P30
P26
4G
5G
6G
P28
P27
1G
2G
3G
FLUORESCENT INDICATOR TUBE
P22
P21
P20
P19
P18
P17
P16
P14
P15
P13
P12
P11
P10
P9
P8
P6
P7
P5
P4
P3
P2
P1
P3
P2
P1
P37
P36
P4
(Page 58)
(Page 58)
CNP801
6P
CNP806
4P
IC801
NJL62H400A-1
REMOTE CONTROL RECEIVER
R839
10k
R815
FL DRIVER
IC802
MSM9202-05 GS-KDR1
C808
47
C813
0.1
0.01
R840
3.3k
C818C817C815 C816C814
47p0.001100p 0.0010.001
C819
0.01
P29
P30
P32
P31
P33
P34
P35
12G
11G
10G
9G
7G
8G
6G
5G
4G
3G
2G
1G
6262
Page 63
6-33. Printed Wiring Boards – Power Section (1/2) – • See page 32 for Circuit Boards Location.
1 2 3 4 5
HCD-S888
POWER BOARD
(COMPONENT SIDE)
A
B
C
D
E
F
21
1-685-080-
(21)
6363
Page 64
HCD-S888
6-34. Printed Wiring Boards – Power Section (2/2) – • See page 32 for Circuit Boards Location.
1 2 3 4 5 6 7 8 9
POWER BOARD
CN903
L904
L905
L906
L907
L908
L911
L910
A
H
DVD BOARD
CN008
(Page 37)
B
C943
EB903
(CHASSIS)
C
C924
(CONDUCTOR SIDE)
C931
L901
C933
C936
515
1
C934
IC903
R925
L903
IC908
R924
D921
L902
D916
R929
D914
C930
15
L909
R937
IC906
C921
C918
C923
R915
R939
R942
C935
D990
D917
R935 C932
Q990
R940
Q991
E
R923
IC904
AKA
13
IC905
R938
C927
R941
R943
E
Q992
R921
D913
R922
C925
D911
C920
C928
D915
C929
C910
C946
C911
C909
EB901
CN902
12
R930
C902
LF901
LF902
(CHASSIS)
F901
POWER SW BOARD
(COMPONENT SIDE)
POWER SW BOARD
(CONDUCTOR SIDE)
CN900
12
2
CN901
1
• Semiconductor Location
Ref. No. Location
D902 D-5 D904 E-1 D905 F-3 D906 E-2 D907 F-2
(AC IN)
D908 F-4 D911 C-3 D912 D-2 D913 B-4 D914 B-3 D915 A-4 D916 B-2 D917 A-3 D919 D-4 D920 D-5 D921 B-3 D931 E-3 D932 E-2 D933 F-2 D990 A-3
IC901 F-3 IC902 D-2 IC903 A-2
M
AMP BOARD
CN300
(Page 50)
D
E
CN904
R933
IC902
31
Q902
E
Q906
R932
E
Q911
D904
C937
E
R918
E
R931
R927
C915
R926
C941
D912
Q910
C922
R910
F
R928
E E
Q914
R914
Q912
E
IC909
Q901
A
R906
Q904
K
Q903
E
R916
R917 C926 R920
R919
PC901
Q905
E
D919
S901
POWER
CNP911
1-685-081-
(Page 57)
21
(21)
I
DDCON BOARD
CN807
E C
D932
R907
D907
D933
D906
R911
R913
R936
C914
C919
T901
POWER
TRANSFORMER
C901
D931
15
D905
C904
R901
C916
IC901
C905
R912
C938
D908
R909
R934
(EXCEPT MX, TW)
C913
R905
R908
TH901
D920
C912
C939
D902
C903
1-685-080-
EB902
(21)
21
21
1-685-081-
(21)
IC904 B-3 IC905 A-4 IC906 C-3 IC908 A-3 IC909 F-1
PC901 E-2
Q901 D-2 Q902 D-1 Q903 D-2 Q904 E-2 Q905 F-2 Q906 E-1 Q910 D-2 Q911 E-2 Q912 E-2 Q914 E-2 Q990 A-3 Q991 B-3 Q992 B-4
R903
R904
(CHASSIS)
6464
Page 65
6-35. Schematic Diagrams – Power Section – • See page 71 for IC Block Diagrams.
(Page 58)
CNP911
2P
(AC IN)
S901
CN900 CN901
POWER
2P 2P
(CHASSIS)
(CHASSIS)
(CHASSIS)
EB902
EB901
EB903
CN902
C911
250V
220
C939
1000p
250V
LF901 LF902
C902
0.1
250V
2200p 250V
C910
C904 220p
C937
0.047
2200p
C909
250V
C905
0.0047
0.15
R936 150k
C901
4.7 50V
1W
2P
F901
T3.15AL/250V
R930
3.3M
2200p
POWER CONTROL
IC901
STR-F6267
R901
C946
0.1
C943
0.1
C903
D902
0.1 RBV-606
250V
D933
11EQS10
C914
47
35V
D905
1SS133T-77
R904R903
0.22 1W
Q914 Q912
2SC2412 2SC2412
R918 R931
2.7k 2.7k
1000p
R911
3.9k
C919
R912
1.5k
R927
1.0k
D907
Q912,914
REGULATOR
1SS133T-77
OSC
D919
10E6N
TH901
D920
10E6N
68k 3W
D932
MTZJ-T-77-22B
Q905
2SD1616
+20V
MTZJ-T-77-20B
C938
0.001
C912
390
450V
R905
D931
VCC
HCD-S888
D911
FML-22S
RECT
T901
BUFFER
IC909
BA10358F-E2
POWER
TRANSFORMER
47 16V
ISOLATOR
PC901
IC TLP421
2SC2412K
+6.8V
REGULATOR
35V
2200
C921
Q904
R906
10k
D904C941
MTZJ-T-77
-6.8B
R909
47k 2W
C913
3300p
630V
R934 100k
R908
D908
68k
3W
R907
4.7k
C915
0.1
SARS03
R913
2.2
D906
11EQS10
C916
470p 2kV
GND
R910
4.7k
R926 100k
C922
0.001
C920
4700p
630V
R919
10k
35V
0.1
2200
C918
C923
D990
MA111-TX
R941
10k
2SC2412
VOLTAGE
DETECT
R943
1.2k
R916
R914
2.7k
Q992
1k
R920
4.7k
C926R917 100p2.7k
IC902 SE-B2
SWITCHING
MTZJ-T-77
Q901,903
CONTROL
D912
-6.2B
DTC114EKA
POWER
ON/OFF
L901
10µH
T
F
U O W
IN
S
REF
C
GND
C924 2200
35V
T U
O
D
S
N
O
W
IN
S
V
V
G
Q901
R928
22k
Q903
DTC114EKA
D917
Q990
R938
4.7k
Q991
2SC2412
2SB1640
R942R939R940
1k1k15k
Q990,991
B+ SWITCH
C928 2200
35V
V
C934
0.1
F
+6.5V REGULATOR
F /O
N O
IC903
SI-8050S-LFM01
R925
L902
D914 D916
R924C936
FMB-G16L FMB-G16L
5600.1
Q902,906
POWER
Q902
DTC114EKA
11ES2
+5.6V REGULATOR
C927
ON/OFF
CONTROL
BA05T
IC905
OGI
D915
11ES2
0.1
+12V REGULATOR
F
D
/O
S
N
N
O
O
V
G
180
150µH
D913
A111-TX M
C929
100 10V
D921
11EQS04-TA
REGULATOR
SI-8033JF
C933 1000
10V
R921
22k
C925
1
50V
SI-8120JF
1B
+3.3V
IC906
IC908
DTC114EKA
R933 R932
22k 22k
Q906
C C V
R922
6.2k
R915
180
L909
100µH
T U
O W
IN
S
V
C930
0.1
D N G
IN
R923
10k
C935 1000
F F
D
/O
S
N
N
O
O
V
G
1k
R937
T
VOLTAGE
E S
DETECT
C
E R
N
M51945BL
R935 C932 100k 0.1
16V
10µH10µH10µH
Q910
DTC114EKA
Q910,911
POWER ON/OFF
CONTROL
IC904
L908 L911L907
R929
10
L903
100µH
C931 1000
10V
DTC114EKA
L904
L905
L906
L910
Q911
10µH
10µH
10µH
10µH
DVD3.3V
P.CONT1
P.CONT2
P.CONT3
RESET
MGND
CN904
5P
32V
32V
PGND
PGND
12V
CN903
12V
NC
6.5V
E5.6V
A/D
DGND
DGND
AGND
(Page 51)
14P
(Page 48)
6565
Page 66
HCD-S888
p
p
p
p
p
p
p
p
p
Waveforms – RF Board –
1 IC001 1 (DVDRFP)
2 IC001 el (TE)
Approx. 400 mVp-
Approx. 100 mVp-p
– DVD Board –
qa IC401 0 (WFCK)
43.4 µs
qs IC401 el (FE)
3.4 Vp-
Approx. 50 mVp-p
qh IC401 yj (BCK)
5 Vp-
154 ns
qj IC401 ua (XTAI)
4.6 Vp-
29.5 ns
3 IC001 r; (FE) qk IC701 <zzm (RFIN)
Approx. 50 mVp-p
4 IC001 tj (RFAC)
Approx.
1.2 Vp-
qd IC401 ra (TE)
qf IC401 t; (RFAC)
Approx. 100 mVp-p
ql IC701 <zbz (WFCK)
Approx.
1.2 Vp-
43.4 µs
Approx.
1.2 Vp-
3.4 Vp-
qg IC401 yg (LRCK)
3.5 Vp-p
7.4 µs
w; IC701 <zb, (BCLK)
5 Vp-
154 ns
6666
Page 67
HCD-S888
p
p
p
p
p
p
p
p
p
p
wa IC701 <znc (LRCK)
3.5 Vp-p
7.4 µs
3 Vp-p
29.5 ns
wd IC801 qa (MCKI) wk IC301 yj (FE) ed IC206 <zxb (VDAC 2) (NTSC Color Bars Play)
wh IC301 ra (EXTAL)
1.6 Vp-
50 ns
wj IC301 yg (TE)ws IC701 <zm/ (XTAL1) es IC206 <zxx (VDAC 3) (NTSC Color Bars Play)
Approx. 100 mVp-p
ea IC206 <zz. (VDAC 4) (NTSC Color Bars Play)
750 mVp-
H
750 mVp-
H
29.5 ns
wf IC801 qd (EXCKO1)
43 ns
wg IC801 ys (PHREFO)
4.5 Vp-
5.3 Vp-
wl IC303 3 (MO1)
37 ns
e; IC303 8 (XTO)
Approx. 50 mVp-p
4.3 Vp-p
850 mVp-
H
ef IC206 <zx, (VDAC 1) (NTSC Color Bars Play)
900 mVp-
H
eg IC206 <zcz (VDAC 0) (NTSC Color Bars Play)
354 ns
5 Vp-
37 ns
3.7 Vp-
H
1.3 Vp-
67
Page 68
HCD-S888
p
p
p
p
p
p
p
p
p
p
eh IC206 <zc. (XIN)
37 ns
ej IC606 qd (CKOUT)
81 ns
ek IC606 qf (BCK)
4.3 Vp-p
4.4 Vp-
ra IC606 wa (XOUT)
81 ns
rs IC612 rd (F2BCK)
325 ns
rd IC612 rf (F2LRCK)
3.9 Vp-
5 Vp-
rh IC607 qs (MCLK2)
3.4 Vp-p
74.1 ns
rj IC607 qf (SCKOUT)
4.6 Vp-
81 ns
rk IC607 ql (LRCKO)
325 ns
el IC606 qg (LRCK)
20.8 µs
r; IC606 w; (XMCK)
4.2 Vp-
3.5 Vp-p
4.4 Vp-
20.8 µs
rf IC612 rl (CKOUT)
81 ns
rg IC612 ts (MCK)
3.5 Vp-p
5 Vp-
4.2 Vp-
3.5 Vp-p
20.8 µs
rl IC607 w; (BCKO)
4.7 Vp-
325 ns
t; IC901 ek (X2)
1.8 Vp-
68
81 ns
43 ns
50 ns
Page 69
p
p
– AMP Board –
p
p
p
HCD-S888
ta IC602 qd (LRCK)
20.8 µs
ts IC602 qf (BCK)
325 ns
6.3 Vp-p
5.9 Vp-
ia IC301, 302, 303 rf (BCK)
325 ns
is IC301, 302, 303 rg (LRCK)
20.8 µs
id IC301, 302, 303 yf (XFSIIN)
3.6 Vp-
3.9 Vp-p
ih IC304 4
4.8 Vp-
20.3 ns
81 ns
if IC301 ud (FSOCKO)
20.8 µs
ig IC301 uj (XFSOOUT)
3.5 Vp-
3.9 Vp-p
5.4 Vp-
20.3 ns
69
Page 70
HCD-S888
p
p
p
p
p
p
– I/O Board –
ya IC201 qf (X0)
231 ns
ys IC208 qk, ql (CrOUT)
(NTSC Color Bars Play)
H
3.4 Vp-
1.4 Vp-
yg IC208 e;, ea (VOUT)
(NTSC Color Bars Play)
H
yh IC208 ed(COUT)
(NTSC Color Bars Play)
H
– DDCON Board –
ua Q803, 804 (Collector)
18.6 Vp-
2.5 Vp-
9.1 µs
1.7 Vp-
– FL Board –
yd IC208 wa, ws (CbOUT)
(NTSC Color Bars Play)
1.4 Vp-p
H
yf IC208 wf, wg (CYOUT), wj, wk (YOUT)
(NTSC Color Bars Play)
2.1 Vp-
H
oa IC802 tk (OSCO)
2.2 Vp-p
504 ns
70
Page 71
6-36 IC Block Diagrams
– RF Board –
IC001 CXD1881AR
RFDC
RFSIN
64 63 62 61 60 59 58 57 5156
ATOP
ATON
AIN
AIP
VPA
RFAC
BYP
HCD-S888
DIN
DIP
55 54 53 52 50 49
FNP
FNN
VNA
MEV
RX
DVDRFP DVDRFN
CD D
CD C
CD B
CD A
CONTROL
SIGNALS TO EACH
BLOCK
CE ATT CEPOL
GCA
GCA
GCA
GCA
GCA
GCAGCA
FROM
S-PORT
HOLDEN
COMPA-
RATOR
– +
INPUT
IMPEDANCE
FROM S-PORT
INPUT
BUFFER
FAST ATTACK
AGC CHARGE
PUMP
3
LPF ATT
POL SEL
BUFFER
RST
3
SEL
SINK CURRENT
2
FROM S-PORT
SERIAL
PORT
REGISTER
V33 FOR OUTPUT
BUFFER
PI FE TE CE
V25
V125
V25/3
TE
FOR SERVO
OUTPUT
V25/2
LINKEN
AGCO
MNTR
CONTROL
GCASEL
2
AGC
HOLD
PH
BOTTOM
ENVELOPE
MUX
SDEN
48
SDATA
47
SCLK
46
V33
45
LCP
44
LCN
43
MNTR
42
41
CE
40
FE
39
TE
38
PI
37
V25
36
V125
35
TPH
34
DFT
33
LINK
PH
INPUT
SEL
ATT
4
PROGRAMMABLE
DETECTOR
DETECTOR
– +
DUAL APC
INPUT
BIAS
INPUT
IMPEDANCE
SEL
+ –
SIGDET
PHASE
PHASE
A+D
+ +
+ +
B+C
B+D
+ +
SUM AMP
+ +
A+C
2
CLAMP &
ENVELOPE
2
LEVEL
+ +
AGC
DAC
APC SEL
DVD/CD
1 2
A2
3
B2
4
C2
5
D2
6
CP
7
CN
8
D
9
C
10
B
11
A
12
13
14
15
16
BUFFER
GCA
FROM
S-PORT
MUX
CD/DVD
MUX ATT
2
INPUT
IMPEDANCE
SEL
EQ
3
FROM
S-PORT
D
C
B
A
S-PORT
COMPARATOR
3
VC
GCA
3
FROM
S-PORT
GCA
W/LPF
3
FROM
S-PORT
GCA
GCA
4
3
FROM
FROM
S-PORT
VCI FOR SERVO INPUT
VC = VPB/2
LD H/L
FROM S-PORT
GCA
FROM
S-PORT
CD/DVD
+ +
INTERNAL
+ –
4
FDGHG
EQUALIZER
FILTER
DIFFERENTIATOR
AGCO
TOPHOLD
TOPHOLD
– +
CP/CN
LOW
IMPEDANCE
GCALPF
HYSTERESISTER
& OFFSET
FROM S-PORT
FROM S-PORT
OFFSET
CANSEL
FROM
S-PORT
BCA
DET
MIRR COMPARATOR
PEAK/BOTTOM
HOLD
OUTPUT
INHIBIT
– +
GCALPF
SUBGCAMUX GCALPF
CEFDB
5
FULL WAVE
RECTIFER
OFFSET CANSEL
FROM
S-PORT
OFFSET CANSEL
FROM
S-PORT
OFFSET CANSEL
FROM
S-PORT
TOP
HOLD
FROM
S-PORT
INPUT GAIN
FROM S-PORT
4
5
6
2
DAC
2
17
18 19 20 21 22 24 2523 26 27 28 29 31 3230
CD F
CD E
VPB
VC
CDLD
DVDLD
DVDPD
CDPD
VNB
LDON
MIRR
MP
MB
MLPF
MIN
MEVO
71
Page 72
HCD-S888
– RELAY Board –
IC701, 711 BA6956AN
TSD
CONTROL LOGIC
1 2 3 4 5 6 7 8 9
UT2
VREF
– DVD Board –
RNF
UT1
VM
VCC
FIN
GND
RIN
IC203 BR9040F-D-E2
DO
WRITE
DISABLE
POWER
SUPPLY
VOLTAGE
DETECTOR
COMMAND DECODE
CONTROL CLOCK
GENERATION
16bit
R/W
AMP
16bit
DATA
GND
HIGH VOLTAGE
GENERATOR
VCC
WC
8 7 6 5
4096bit
EEPROM ARRAY
8bit
ADDRESS DECODER
8bit
ADDRESS
BUFFER
1 2 3 4
R/B
REGISTER
DI
COMMAND
REGISTER
CS
IC215 SN74ALVCH16841DGGR
56
OE
1
1OE
1D1
2
1D2
3
GND
4
1D3
5
1D4
6
VCC
7
1D5
8
1D6
9
GND
10
1D7
11
1D8
12
1D9
13
1D10
14
2D1
SK
2D2 2D3
GND
2D4 2D5 2D6
VCC
2D7 2D8
GND
2D9
2D10
15 16 17
18
19 20 21
22
23 24
25
26 27
LATCH
LATCH
1LELE
1Q1
55
1Q2
54
GND
53
1Q3
52
1Q4
51
VCC
50
1Q5
49
1Q6
48
GND
47
1Q7
46
1Q8
45
1Q9
44
1Q10
43
2Q1
42
2Q2
41
2Q3
40
GND
39
2Q4
38
2Q5
37
2Q6
36
VCC
35
2Q7
34
2Q8
33
GND
32
2Q9
31
2Q10
30
72
2OE
LE
28
OE
29
2LE
Page 73
IC302 BR24C08F-WE2
HCD-S888
2048bit EEPROM ARRAY
8bit
ADDRESS DECODER
A0
1
A1
2
A2
3
GND
4
HIGH–VOLTAGE
GENERATOR
IC401 CXD3068Q
DVDD2
61
ASYE
62
MD2
63
DOUT
LRCK
PCMD
BCK
EMPH
XTSL
DVSS2
XTAI
XTAO
SOUT SOCK
XOLT
SQSO
SQCK SCSY SBSO EXCK
DIGITAL
64
OUT
65 66 67
68 69 70 71 72
73 74 75
76 77 78 79 80
D/A DIGITAL
INTERFACE
8bit
CONTROL CIRCUIT
VOLTAGE DETECTOR
60
CLOCK
GENERATOR
CPU
INTERFACE
SLAVE/ WORD
ADDRESS REGISTER
START
STOP
POWER SUPPLY
VPCO
32K
RAM
SUBCODE
PROCESSOR
SERVO INTERFACE
SERVO
AUTO
SEQUENCER
8bit
DATA
REGISTER
Vcc
8
7
TEST
SCL
6
5
SDA
ACK
AVDD0
IGEN
AVSS0
ADIO
AVSS1
RFAC
ASYI
ASYMMETRY
CORRECTOR
ASYO
FOCUS SERVO
DSP
TRACKING
SERVO
DSP
SLED
SERVO
DSP
BIAS
AVDD1
PCO
FILI
FILO
DIGITAL
PLL
EFM
CLTV
V16M
VCTL
59 58 57 56 55 54 53 52 51 50 49 48 474645 44 43 42 41
OSC
DEMODULATOR
ERROR
CORRECTOR
RFDCCETE
A/D
CONVERTER
GENERATOR
GENERATOR
GENERATOR
PROCESSOR
MIRR, DFCT,
AMPLIFIER &
OPERATIONAL
ANALOG SWITCH
FOCUS
PWM
TRACKING
PWM
SLED PWM
DIGITAL
CLV
FOK
DETECTOR
40
SE
39
TE
38
VC
37
TES1
36
TEST1
35
DVSS1
FRDR
34
FFDR
33
TRDR
32
TFDR
31
SRDR
30 29
SFDR
DVDD1
28
FSTO
27
SSTP
26
MDP
25
LOCK
24
PWMI
23
FOK
22
DFCT
21
1 2 3 4 5 6 7 8 9
XLAT
DVDD0
XRST
MUTE
DATA
CLOK
SENS
SCLK
12 13 14 15 16 17 18 19 20
10 11
WFCK
XUGF
XPCK
GFS
C2PO
ATSK
SCOR
C4M
WDCK
DVSS0
COUT
MIRR
73
Page 74
HCD-S888
IC602 PCM1800E/2K
AGND
VCC
C PR
24 23 22 21 20
C NR
C PR
C NR
19 17
VDD
18
DGND
SYSCLK
16 15 14 13
DOUT
BCK
LRCK
SINGLE-END
DEFERENTIAL
CONVERTER
1 2
LIN
REFERENCE
3
V REF 1
REFCOM
4
V REF 2
IC604 IS61LV6416-10TT
A4
1 2
A3
3
A2
4
A1
5
A0
CHIP ENABLE
6
CS
I/O 0 I/O 1 I/O 2 I/O 3 VDD
VSS I/O 4 I/O 5 I/O 6 I/O 7
WE
A15 A14 A13 A12
NC
7 8
9 10 11 12 13 14 15 16
WRITE ENABLE
17
18 19 20 21 22
BUFFER
BUFFER
DIGITAL
MODULATOR
DIGITAL
MODULATOR
SINGLE-END
DEFERENTIAL
CONVERTER
5 6 87 9
RIN
ROW/COLUMN
DECODER
64K x 16
MEMORY
ARRAY
LOW
BYTE
I/O
BUFFER
SENSE AMP
&
WRITE
PRIVER
1/64
DECIMATION
FILTER
&
LOW-CUT
FILTER
CLOCK/
TIMING CONTROL RESET/
POWER CONTROL
RSTB
HIGH BYTE
I/O
BUFFER
SERIAL I/O
INTERFACE
&
MODE/FORMAT
CONTROL
FMT0
FMT1
BYPASS
OUTPUT ENABLE
BUFFER
BYTE ENABLE
BUFFER
1110 12
MODE1
MODE0
44 43 42
41
40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23
FSYNC
A5 A6 A7
OE
BHE BLE I/O 15 I/O 14 I/O 13 I/O 12 VSS VDD I/O 11 I/O 10 I/O 9 I/O 8 NC A8 A9 A10 A11 NC
74
Page 75
IC606 LC89056W-E
HCD-S888
MODE0 MODE1
DOSEL0 DOSEL1
CKSEL0 CKSEL1
XMODE
CE CL
37 38 39XSEL
MICROCOMPUTER
40 41
42DGND 43DVDD
44 45
46 47
48
INTERFACE
DI
DO
36
35
1 2 3 4
DISEL
BPSYNC
ERROR
3334
DOUT
ERR9P
31
FREQUENCY
DINO
DGND
SAMPLING
DETECT
DEMODULATOR
LOCK
DATA
INPUT
CIRCUIT
DINI
5
30
XSEL
DIN2
6
7
DGND
VF
C BIT
DETECT
DVDD
F2
F1
X’ TAL
TIMING
8 9 10
F0
252627282932
PLL
R
CSFLAG
PA/PB
DETECT
VIN
LPF
11
12
AVDD
24 23
22 21 20 19 DVDD 18 DGND 17 16 15 14 13
AGND
AUDIO EMPHA
XIN XOUT XMCK
XSTATE DATAO LRCK BCK CKOUT
IC608 AK4382AVT-E2
MCLK
1
BICK SDTI
LRCK
PDN
CSN
CCLK
CDTI
2 3 4
5
6 7 8
INTERFACE
µP
AUDIO
DATA
INTERFACE
CLOCK
DIVIDER
INTERPOLATOR
INTERPOLATOR
8x
8x
DE–EMPHASIS
CONTROL
∆∑
MODULATOR
∆∑
MODULATOR
SCF
SCF
16 15
14 13
12 11
10
9
DZFL DZFR
VDD VSS
AOUTL+ AOUTL–
AOUTR+ AOUTR–
75
Page 76
HCD-S888
IC612 CXD9633Q
VDD6
DSBCKF
DSIFL DSIFR DSICT
DSISW
DSISL
DSISR
DIRDSCK1 DIRDSCK2
SELRAM
SELFIR1 SELFIR2
TEST3
54
TEST/MONITOR
CONTROL
WCK
BCK
FL
FR
CT
ROM
24bit x 720
TEST252MCK
53
INTERNAL
CLOCK
FL FR CT
PCM
MUTE
SW
SL
SR
51
CLOCK
SELECT
EXILRCK55EXIBCK
EXID157EXID2
EXIMCK
VSS6
56
58
59
60
61
62
FL
63
FR
64
CT
65
SW
66
SL
67
SR
68
CLOCK
69 70
71
72 73
GENERATOR
CK
SL
SR
FIR FILTER
SAMPLING
COEF. SELECT
RAM
29bit x 240
&
TIMING
CONTROL
CKB
SW
&
DOWN
UNIT
VDD550VSS5
2FS
EXT.
CKOUT48TEST1
49
8FS
SW/SB
SELECT
F2FLREX1
47
46
2FS I/F
2FS EXT.
DATA
SELECT
F2CSWEX2
F2SLR
45
F2LRCK43F2BCK42FMT2FS41VDD4
44
8FS
I/F
40
39
38 37
36 35 34 33 32
31
30 29
28 27
VSS4
DIR2CK
SELDH1 SELDH2
F8FL F8FR F8CT F8SW F8BL
VDD3
VSS3 F8BR
F8SL F8SR
XMTPCM
XMTDSD
SEL8FS
SELEXT
SYNC
76
INIT
VSS7
74
FL
FR
DSD MUTE
DSD
SW/SB
SELECT
15
14
DSOSL
DSOBR
SW
DSOBL
16
DSOSW
CT
17
18
DSOFR
DSOCT
19
DSOFL
20
VSS2
SL
CKB
75
76 77
78 79
80
1
VDD1
INTERNAL CONTROL
CPU I/F
CONTROL
2
3
MSHIFT
MLATCH
4
MDATA
5
DSGAIN
6
7
SELSBR
SELSBSW
8
SELMCU
9
MONTOR
10
11
VSS1
DSBCKB
SR
12
13
DSOSR
WCK BCK
CK
26 25
24 23
22
21
F8WCK F8BCK
FMT8WCK FMT8FS
DIR8CK
VDD2
Page 77
IC706 MSM51V18165F-60TSKR1
A9A8A7A6A5A4VSS
A11
A10
A0A1A2
A3
VCC
VCC
DQ1
DQ2
VSSQ
DQ3
DQ4
VCCQ
DQ5
DQ6
VSSQ
DQ7
DQ8
VCCQ
VSS
DQ16
DQ15
VSSQ
DQ14
DQ13
VCCQ
DQ12
DQ11
VSSQ
DQ10
DQ9
VCCQ
CAS
RAS
3132 2930 262728
212019 2322 252421 43 65 87 109 11 1312
4950 4648 4447 45 4243 3940 36
READ
DATA
REGISTER
INPUT
DATA
REGISTER
OUTPUT
BUFFERS
INPUT
BUFFERS
SENSE
AMPLIFIER
COLUMN
DECODERS
MEMORY
CELLS
WORD
DRIVERS
ROW
DECODERS
COLUMN
ADDRESS
BUFFERS
UDQM35CLK34CKE33NC
37
NC
38
41
I/O
CONTROLLER
PROGRAMING
REGISTER
16WE15 17CS18
LDQM
14
ROW
ADDRESS
BUFFERS
INTERNAL
COLUMN ADDRESS COUNTOR
LATENCY
&
BURST
CONTROLLER
INTERNAL
ROW ADDRESS COUNTOR
TIMING
REGISTER
BANK
CONTROLLER
HCD-S888
VSS
DQ16
DQ15
DQ14
DQ13
VSS
DQ12
DQ11
DQ10
DQ9
4950 4748 4546 4344 4142 35
CONTROLLER
OUTPUT BUFFER
OUTPUT BUFFER
VCC
1 43 65 87 109
VCC
DQ1
INPUT
BUFFER
INPUT
BUFFER
VCC VCC
DQ3
DQ4
VCC
DQ5
DQ2
DQ6
DQ7
CONTROLLER
DQ8
NC
40 – 36
I/O
I/O
11 – 16
NC
I/O
SELECTOR
LCAS34UCAS33OE
17 18
WE
RAS
TIMING
GENERATOR
SENSE
AMPLIFIER
MEMORY
CELLS
VBB GENERATOR
IVCC GENERATOR
ON CHIP
ON CHIP
REFRESH CONTROL
CLOCK
COLUMN
ADDRESS
BUFFERS
COLUMN
DECODERS
WORD
DRIVERS
A9A8A7A6A5A4VSS
3132 2930 262728
INTERNAL ADDRESS COUNTER
ROW
ADDRESS
BUFFERS
ROW
DECODERS
VCC
VCC
2019 2221 24 25232
NC
NC
A0A1A2
A3
VCC
IC808 MSM56V16160F-8TK7R1
77
Page 78
HCD-S888
CROSS OVER
DELAY
FILTER
THERMAL
SHUT DOWN
UNDER
VOLTAGE
LOCK–OUT
HIGH SIDE
LEVEL SHIFT
PROTECTOR
CIRCUIT
PRE
DRIVER
LOW SIDE
LEVEL SHIFT
PRE
DRIVER
16
INB
15
GNDB
14
VDDB
20
SB
19
OUTB
13
VDRVB
12
VBOOTB
11
VBBB
VDRVB
VBBB
17
ENB
18
DIAGB
CROSS OVER
DELAY
THERMAL
SHUT DOWN
UNDER
VOLTAGE
LOCK–OUT
HIGH SIDE
LEVEL SHIFT
PROTECTOR
CIRCUIT
PRE
DRIVER
LOW SIDE
LEVEL SHIFT
PRE
DRIVER
6
INA
5
GNDA
4
VDDA
10
SA
9
OUTA
3
VDRVA
2
VBOOTA
1
VBBA
VDRVA
VBBA
7
ENA
8
DIAGA
VDRVA
VDRVB
VBBA
VBBB
VBBB
+
FILTER
+
VBBA
+
+
– AMP Board –
IC814 TC7WH157FK (TE85R)
GND
1
A
2
B
3
Y
4
A
B
EN G
Y
Y
IC101, 102, 103, 104, 105 CXD9702L
8
VCC
117
ST
116
SELECT
5
Y
78
Page 79
IC301-303 CXD9730Q
HCD-S888
OUTR2+
VDDR2+
VDDR2–
OUTR2–
VSSR2–
VSSR1–
OUTR1–
VDDR1–
VDDR1+
OUTR1+ VSSR1+
VWELR
VWELL
VSSL2+
OUTL2+ VDDL2+
VDDL2– OUTL2– VSSL2–
VSSL1– OUTL1– VDDL1–
VDDL1+ OUTL1+
XOVSS
XOVDD
XFSOUT
VSSR2+
80
1 2
3 4 5
6 7 8
9 10 11
12 13
14 15 16
17 18 19
20 21 22
23 24
PWM
/THROUGH
VSUBCR
79
76
77
78
∆∑
FSOCKO
FSOI
DVDD
73
74
75
72
CLOCK
GENERATOR
(SECONDARY)
LINER
INTERPOLATOR
(2 TIMES)
SFLAG
71
OUTSEL
OFLFLAG
70
MCKSEL
DVSS
68
69
CKCTL2
GAIN
CONTROL
BFVSS
67
CKCTL1
CKO3
66
CKO2
65
CKO1
FSII
SYNC
XFSIIN
CLOCK
GENERATOR
(PRIMARY)
CONVERTER
RATE
SERIAL
CONTROL
XFSIIN
CKCTL2 CKCTL1
SAMPLING
FSII
SYNCMCKSEL
MUTE
S g P
DOWN
FILTER
S g P
INIT/
XFSIIN
64
CXWCK
63
EXBCK
62
EXDATAR
61
EXDATAL
60
EXIOSEL
59
BFVDD
58
CKCTL2
57
CKCTL1
56
TEST2
55
TEST1
54
DSDCKIO
53
DSDCKSEL2
52
DSDCKSEL1
51
DSDL
50
DSDR
49
DSD64FS
48
DSD128FS
47
FSII
46
LRCK
45
BCK
44
DATA
43
SYNC
42
INIT
41
25
VSSL1+
26
XSUBCL
27
XVDD
28
XFSOIN
29
XVSS
30
VSUBX
31
DVSS
32
MCKSEL
33
DVDD
34
MODE1
35
MODE2
37
36
SCLATCH
38
SCDT
SCSHIFT
39
NSPMUTE
40
PGMUTE
79
Page 80
HCD-S888
– I/O Board –
IC201 BU1924F-E2
RCLK
PLL
1187.5Hz
BIPHASE
DECODER
DEFFERENTIAL
DECODER
1 43 65 872
QUAL
RDAT
NC
COMPARATOR
8th SWITCHED
ANTI-ALIASING
VREF
PLL 57kHz
RDS/ARI
CAPACITOR
FILTER
FILTER
MUX
VDD2
XO
141516 13 121110 9
CLOCK
ANALOG
VSS1
VDD1
VSS3
VSS2
XI
DIGITAL
CMP
T1
TEST
IC202 MC14052 BDR2
T2
2X0
2X2
2XCOM
2X3
2X1
INH
VEE
VSS
1
2
3
4
5
6
7
8
16
VDD
15
X2
X1
14
XCOM
13
12
X0
X3
11
A
10
9
B
IC206 MM1510
PS
SAG
OUT
VCC
1
DRIVER
2
CLAMP
3
BIAS
6
GND
5
IN
4
IC207 NJM2235V (TE2)
1
VIN 1
SW 1
2
VIN 2
3
BIAS
SW 2
4
BUFFER
IC208 MM1568
VCC1
1
BIAS
CIN
MUTE1
VIN
2
3
CLAMP
4
4dB
LPF
LPF
+
YC MIX
5
CLAMP
BIAS
4dB
4dB
4dB
LPF
LPF
LPF
LPF
YIN
6
BIAS
7
GND1
8
NC
9
GND1
10
NC
11
CYIN
12
CLP
CbIN
MUTE2
CrIN
GND2
13
CLAMP
14
15
16
17
8
GND
7
V OUT
V+
6
VIN 3
5
4dB
BIAS
BIAS
BIAS
2dB4dB
2dB
2dB
2dB
2dB
2dB
75
DRIVER
75
DRIVER
75
DRIVER
75
DRIVER
75
DRIVER
75
DRIVER
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20 19
18
VCC2
COUT
GND2
VOUT
VSAG
GND2
YOUT
YSAG
GND2
CYOUT
CYSAG
GND2
CbOUT
CbSAG
GND2 CrOUT
CrSAG
80
Page 81
– FL Board –
IC802 MSM9202-05GS-KDR1
P1
AD2 AD1
SEG1 SEG2 SEG3 SEG4 SEG5 SEG6 SEG7 SEG8
SEG9 SEG10 SEG11 SEG12 SEG13 SEG14 SEG15 SEG16 SEG17 SEG18 SEG19 SEG20 SEG21 SEG22 SEG23 SEG24 SEG25 SEG26 SEG27 SEG28
1
P2
2
3 4
5 6 7 8
9 10 11 12 13 14 15 16 17 18 19 20
21 22 23 24 25 26 27 28 29 30 31 32
PORT
DRIVER
AD
DRIVER
SEGMENT
DRIVER
ADRAM
2bit x 16
CGROM
35bit x 248
CGRAM
35bit x 8
GRID
DRIVER
8bit x 16
DCRAM
ADDRESS
SELECTOR
READ ADDRESS COUNTER
DIGIT CONTROL
DUTY CONTROL
WRITE ADDRESS COUNTER
TIMING
GENERATOR2
CONTROL
CIRCUIT
COMMAND
DECODER
TIMING
GENERATOR1
8bit
SHIFT
REGISTER
OSCILLATOR
HCD-S888
64
VDD
63
DA CP
62 61
CS
RESET
60
OSC1
59 58
OSC0
GND
57
VFL
56
55
COM16 COM15
54
COM14
53
COM13
52
COM12
51
COM11
50
COM10
49
COM9
48
COM8
47
COM7
46
COM6
45
COM5
44
COM4
43
COM3
42
COM2
41
COM1
40
39
SEG35
38
SEG34
37
SEG33
36
SEG32
35
SEG31
34
SEG30
33
SEG29
81
Page 82
HCD-S888
– POWER Board –
IC901 STR-F6267D
OVER
CURRENT
PROTECTOR
INH1
FEED BACK
INH2
LATCH
OSC
OVER
VOLTAGE
PROTECTOR
THERMAL
SHUT DOWN
OVER LOAD PROTECTOR
DRIVE
REGULATOR
START
REGULATOR
CURRENT
MIRROR
VIN
54321
F.B
O.C.P
GND
DRIVE
D
IC903 SI-8050S-LF1101 IC904 M51945BL
OVER
RESET
+ –
COMPARATOR
+ –
CURRENT
PROTECTOR
OVER HEAT
PROTECTOR
VREF
2
SW OUT
3
GND
LATCH
&
DRIVER
– +
1.25V
INPUT
3
GND
1 2 4
SUPPLY
VOLTAGE
5
4
S.S
VOS
REGULATOR
OSC
ERROR AMP
1
VIN
5
NC
OUTPUT
IC906 SI-8033JF
REGULATOR
ON/OFF
1
VIN
SOFT
START
OSC
82
CURRENT
PROTECTOR
RESET
COMPARATOR
+ –
+ –
ERROR AMP
OVER
OVER HEAT
PROTECTOR
VREF
2
SW OUT
3
GND
LATCH
&
DRIVER
IC908 SI-8120JF
OVER
REGULATOR
ON/OFF
OSC
SOFT
START
5
4
VOS
ON/OFF
1
VIN
CURRENT
PROTECTOR
RESET
COMPARATOR
+ –
+ –
ERROR AMP
OVER HEAT
PROTECTOR
VREF
2
SW OUT
DRIVER
3
GND
LATCH
&
5
4
VOS
ON/OFF
Page 83
6-37. IC Pin Function Description
DVD BOARD IC301 CXP973064-224R (MACHANISM CONTROLLER)
Pin No. Pin Name I/O Description
1 EEP SO O 2
3
4 EEP WC O 5 EEP SI I/O 6 EEP RDY I 7 FCS JMP 1 O 8 FCS JMP 2 O
9 SENS CD I 10 11 12 XCS DVD O 13 VSS
14 to 21 D0 to D7 I/O
22 INIT0 DVD I 23 INIT1 DVD I 24 SCK DSD O 25 XRST DVD O 26 SCOR I 27 LAT CD O
28 LD ON O
29 MIRR I 30 COUT CD I 31 32 CS ZIVA O 33 SI ZIVA I 34 SO ZIVA O 35 SCK ZIVA O 36 37 38 RST I 39 VSS — 40 XTAL I 41 EXTAL O 42 VDD
43, 44
45 JIT OFFSET O 46 SDOUT DSD O 47 SDIN DSD I 48 READY DSD I 49 DATA CD O 50 CLOK CD O 51 XMSLAT O 52 SQSO I
SDEN
DOCTRL/
ISBTEST
LOAD+ LOAD–
INLIM
DRVIRQ
DRVRDY
SLED A, SLED B
Not used
O
Serial data enable signal output to DVD/CD RF amplifier Digital out on/off control signal output to the digital signal processor
O
“L”: digital out off, “H”: digital out on Not used Two-way data bus with the EEPROM EEPROM ready signal input from the DVD decoder Focus jump 1 signal output to the motor/coil driver Focus jump 2 signal output to the motor/coil driver Internal status (SENSE) signal input from the digital signal processor
O
Loading motor drive signal (loading in direction) output terminal Not used
O
Loading motor drive signal (loading out direction) output terminal Not used Chip select signal output to the DVD decoder Ground terminal (digital system) Two-way data bus with the DVD decoder Interrupt signal input from the DVD decoder Interrupt signal input from the DVD decoder Serial data transfer clock signal output to the DSD decoder Reset signal output to the DVD decoder “L”: reset Subcode sync (S0+S1) detection signal input from the digital signal processor Serial data latch pulse signal output to the digital signal processor Laser diode on/off control signal output to the DVD/CD RF amplifier
“L”: laser diode off, “H”: laser diode on Mirror signal input from the digital signal processor Numbers of track counted signal input from the digital signal processor
I
Detection signal input from limit in switch The optical pick-up is inner position when “H” Chip select signal output to the DVD system processor Serial data input from the DVD system processor Serial data output to the DVD system processor Serial data transfer clock signal output to the DVD system processor
O
Interrupt request signal output to the DVD system processor
O
Ready signal output to the DVD system processor System reset signal input from the DVD system processor “L”: reset Ground terminal (digital system) System clock input terminal (20 MHz) System clock output terminal (20 MHz) Power supply terminal (+3.3V) (digital system)
O
Sled motor drive signal output Output terminal for offset adjustment of APEO (<z/. pin of DVD decoder) Serial data output to the DSD decoder Serial data input from the DSD decoder Ready signal input from the DSD decoder “L”: ready Serial data output to the digital signal processor Serial data transfer clock signal output to the digital signal processor Serial data latch pulse signal output to the DSD decoder Subcode Q data input from the digital signal processor
HCD-S888
83
Page 84
HCD-S888
Pin No. Pin Name I/O Description
53 MUTE DSD O 54 SQCK O 55 VSS — 56 TRAY IN I 57 TRAY OUT I 58 GFS DVD I 59 60 61 SLED I 62 FG I 63 64 JIT I 65 TE I 66 PI I 67 FE I 68 AVSS — 69 AVREF I 70 AVDD — 71 GFS CD I 72 SCLK CD O 73 TSD O 74 FOK CD I 75 LOCK CD I 76 LDSEL O 77 SACD/DVD O 78 I2C SIO I/O
79 I2C SCL I/O
80 RXD I 81 TXD O 82 SDCLK RF O 83 SDATA RF I/O 84 XWR O 85 XRD O 86 (PWE) — 87 VDD — 88 VSS
89 to 96 A0 to A7 O
97 DSAVE O 98 XDRST O 99 EEP WP O
100 EEP CLK O
MUTE CD MUTE 2D
SP ON
Muting on/off control signal output to the DSD decoder “H”: muting on Subcode Q data reading clock signal output to the digital signal processor Ground terminal (digital system) Disc tray in detection signal input terminal Not used Disc tray out detection signal input terminal Not used Guard frame sync signal input from the DVD decoder
O
Muting on/off control signal output to the digital signal processor “H”: muting on
O
Muting on/off control signal output to the motor/coil driver “H”: muting on Sled motor servo drive PWM signal input terminal Spindle motor control signal input
O
Muting on/off control signal output to the motor/coil driver “H”: muting on Jitter signal input Tracking error signal input from the DVD/CD RF amplifier Pull in signal input from the DVD/CD RF amplifier Focus error signal input from the DVD/CD RF amplifier Ground terminal (for A/D converter) Reference voltage input terminal (for A/D converter) Power supply terminal (+3.3V) (for A/D converter) Guard frame sync signal input from the digital signal processor SENSE serial data reading clock signal output to the digital signal processor Thermal shut down signal output to the motor/coil driver Focus OK signal input from the digital signal processor GFS is sampled by 460 Hz “H” input when GFS is “H” Laser diode selection signal output SACD/DVD selection signal output “L”: DVD, “H”: SACD Communication data bus with the DVD system processor and system controller Communication data reading clock signal input or transfer clock signal output with the DVD
system processor and system controller Serial data input from the RS-232C (for check) Serial data output to the RS-232C (for check) Serial data transfer clock signal output to the DVD/CD RF amplifier Two-way data bus with the DVD/CD RF amplifier Write strobe signal output to the DVD decoder Read strobe signal output to the DVD decoder Not used Power supply terminal (+3.3V) (digital system) Ground terminal (digital system) Address signal output to the DVD decoder Motor/coil driver power save control signal output terminal Not used Reset signal output to the digital signal processor and DSD decoder “L”: reset Write protect signal output to the EEPROM Clock signal output to the EEPROM
84
Page 85
DVD BOARD IC401 CXD3068Q (DIGITAL SIGNAL PROCESSOR, DIGITAL SERVO PROCESSOR)
Pin No. Pin Name I/O Description
1 DVDD0 — 2 XRST I 3 MUTE I 4 DATA I 5 XLAT I 6 CLOK I 7 SENS O 8 SCLK I
9 ATSK I/O 10 WFCK O 11 RFCK O 12 XPCK O 13 GFS O 14 C2PO O 15 SCOR O 16 C4M O 17 WDCK O 18 DVSS0 — 19 COUT O 20 MIRR O 21 DFCT I/O 22 FOK O 23 PWMI I 24 LOCK O 25 MDP O 26 SSTP I 27 FSTO O 28 DVDD1 — 29 SFDR O 30 SRDR O 31 TFDR O 32 TRDR O 33 FFDR O 34 FRDR O 35 DVSS1 — 36 TEST I 37 TES1 I 38 VC I 39 FE I 40 SE I 41 TE I 42 CE I 43 RFDC I 44 ADIO O 45 AVSS0 — 46 IGEN I
Power supply terminal (+3.3V) (digital system) Reset signal input from the mechanism controller “L”: reset Muting on/off control signal input from the mechanism controller “H”: muting on Serial data input from the mechanism controller Serial data latch pulse signal input from the mechanism controller Serial data transfer clock signal input from the mechanism controller Internal status (SENSE) signal output to the mechanism controller SENSE serial data reading clock signal input from the mechanism controller Input/output terminal for anti-shock Not used Write frame clock signal output to the DVD decoder RFCK signal output terminal Not used XPCK signal output terminal Not used Guard frame sync signal output to the mechanism controller C2 pointer signal output to the DVD decoder Subcode sync (S0+S1) detection signal output to the DVD decoder and mechanism controller
4.2336 MHz clock signal output terminal Not used Guard subcode sync (S0+S1) detection signal output to the DVD decoder Ground terminal (digital system) Numbers of track counted signal output to the mechanism controller Mirror signal output to the mechanism controller Defect signal input/output terminal Not used Focus OK signal output to the mechanism controller Spindle motor external control signal input terminal Not used GFS is sampled by 460 Hz “H” output when GFS is “H” Spindle motor servo drive signal output to the DVD decoder Detection signal input from limit in switch The optical pick-up is inner position when “H” 2/3 divider output terminal Not used Power supply terminal (+3.3V) (digital system) Sled servo drive PWM signal (+) output Sled servo drive PWM signal (–) output Tracking servo drive PWM signal (+) output Tracking servo drive PWM signal (–) output Focus servo drive PWM signal (+) output Focus servo drive PWM signal (–) output Ground terminal (digital system) Input terminal for the test Input terminal for the test Middle point voltage (+1.65V) input terminal Focus error signal input from the DVD/CD RF amplifier Sled error signal input from the DVD/CD RF amplifier Tracking error signal input from the DVD/CD RF amplifier Middle point servo analog signal input RF signal input from the DVD/CD RF amplifier Output terminal for the test Not used Ground terminal (analog system) Stabilized current input for operational amplifiers
HCD-S888
85
Page 86
HCD-S888
Pin No. Pin Name I/O Description
47 AVDD0 — 48 ASYO O 49 ASYI I 50 RFAC I 51 AVSS1 — 52 CLTV I 53 FILO O 54 FILI I 55 PCO O 56 AVDD1 — 57 BIAS I 58 VCTL I 59 V16M O 60 VPCO O 61 DVDD2 — 62 ASYE I
63 MD2 I
64 DOUT O 65 LRCK O 66 PCMD O 67 BCK O
68 EMPH O
69 XTSL I
70 DVSS2 — 71 XTAI I 72 XTAO O 73 SOUT O 74 SOCK O 75 XOLT O 76 SQSO O 77 SQCK I 78 SCSY I 79 SBSO O 80 EXCK I
Power supply terminal (+3.3V) (analog system) EFM full-swing output terminal Asymmetry comparator voltage input terminal EFM signal input from the DVD/CD RF amplifier Ground terminal (analog system) Internal VCO control voltage input terminal Filter output for master PLL Filter input for master PLL Charge pump output for master PLL Power supply terminal (+3.3V) (analog system) Asymmetry circuit constant current input terminal VCO control voltage input terminal for the wideband EFM PLL Not used VCO oscillation output terminal for the wideband EFM PLL Not used Charge pump output terminal for the wideband EFM PLL Not used Power supply terminal (+3.3V) (digital system) Asymmetry circuit on/off control signal input terminal “L”: off, “H”: on Not used Digital out on/off control signal input from the mechanism controller
“L”: digital out off, “H”: digital out on Digital audio signal output to the digital audio interface IC L/R sampling clock signal (44.1 kHz) output to the DVD decoder Serial data output to the DVD decoder Bit clock signal (2.8224 MHz) output to the DVD decoder “L” is output when playback disc is emphasis off
“H” is output when playback disc is emphasis on Not used Input terminal for the system clock frequency setting
“L”: 16.9344 MHz, “H”: 33.8688MHz Fixed at “H” in this set Ground terminal (digital system) System clock input terminal (33.8688 MHz) System clock output terminal (33.8688 MHz) Not used Serial data output terminal Not used Serial data reading clock signal output terminal Not used Serial data latch pulse signal output terminal Not used Subcode Q data output to the mechanism controller Subcode Q data reading clock signal input from the mechanism controller Input terminal for resynchronism of guard subcode sync (S0+S1) Not used Subcode serial data output to the DVD decoder Subcode serial data reading clock signal input to the DVD decoder
86
Page 87
DVD BOARD IC607 CXD9617R (DIGITAL AUDIO SIGNAL PROCESSOR)
Pin No. Pin Name I/O Description
1
2
3
4
5 VDDI
6
7
8 VSS
9 10 11 12 13 14 15 16 VDDE — 17 18 19 20 21 22 23 SDO1 O 24 SDO2 O 25 SDO3 O 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 CS0 O 45
VSS
XRST I
EXTIN I
FS2 I
FS1 I
PLOCK O
MCLK1 I
VDDI
VSS
MCLK2 O
MS I
SCKOUT O
LRCKI1 I
BCKI1 I
SDI1 I
LRCKO O
BCKO O
VSS
KFSIO I
SDO4 O
SPDIF O
LRCKI2 I
BCKI2 I
SDI2 I
VSS
HACN O
HDIN I
HCLK I
HDOUT O
HCS I SDCLK O CLKEN O
RAS O
VDDI
VSS
CAS O
DQM O
WE0 O
Ground terminal Reset signal input from the system controller “L”: reset Master clock signal input terminal Not used Sampling frequency selection signal input terminal Not used Power supply terminal (+2.6V) Sampling frequency selection signal input terminal Not used Internal PLL lock signal output terminal Not used Ground terminal System clock signal input terminal (13.5 MHz) Power supply terminal (+2.6V) Ground terminal System clock signal output terminal (13.5 MHz) Master/slave selection signal input terminal “L”: slave, “H”: master (fixed at “L” in this set) Internal system clock signal output to the D/A converter and stream processor L/R sampling clock signal (44.1 kHz) input from the digital audio processor Power supply terminal (+3.3V) Bit clock signal (2.8224 MHz) input from the digital audio processor Front L-ch and R-ch audio serial data input from the digital audio processor L/R sampling clock signal (44.1 kHz) output to the D/A converter and stream processor Bit clock signal (2.8224 MHz) output to the D/A converter and stream processor Ground terminal Audio clock signal (11.2896 MHz) input from the digital audio processor Front L-ch and R-ch audio serial data output to the stream processor Center and woofer audio serial data output to the stream processor Rear L-ch and R-ch audio serial data output to the stream processor Audio serial data output to the D/A converter S/PDIF signal output terminal Not used L/R sampling clock signal (44.1 kHz) input from the A/D converter Bit clock signal (2.8224 MHz) input from the A/D converter Center and woofer audio serial data input from the digital audio processor Ground terminal Acknowledge signal output to the system controller Write data input from the system controller Clock signal input from the system controller Read data output to the system controller Chip select signal input from the system controller Clock signal output terminal Not used Clock enable signal output terminal Not used Row address strobe signal output terminal Not used Power supply terminal (+2.6V) Ground terminal Column address strobe signal output terminal Not used Output terminal of data input/output mask Not used Chip select signal output to the S-RAM Write enable signal output to the S-RAM
HCD-S888
87
Page 88
HCD-S888
Pin No. Pin Name I/O Description
46 47 48 49 50 51
52, 53
54 55 56
57
58 59 60 61
62, 63
64 to 66
67 68 69 70 71
72 to 75
76
77 to 80
81
82 to 85
86 87 88 89 90 91
92 to 97
98, 99
100 101
102 to 105
106 107, 108 109, 110
111
112
113
114
VDDE
WMD1 I
VSS
WMD0 I
PAGE2 O
VSS
PAGE1, PAGE0 O
BOOT I
BTACT O
BST I
MOD1 I
MOD0 I
EXLOCK I
VDDI
VSS
A17, A16 O
A15 to A13 O
GP10 O
GP9 O GP8 I
VDDI
VSS
D15 to D12 I/O
VDDE
D11 to D8 I/O
VSS
A9, A12 to A10 O
TDO O TMS I
XTRST I
TCK I
TDI I
VSS
A8 to A3 O
D7, D6 I/O
VDDI
VSS
VDDE — D1, D0 I/O A2, A1 O
VSS
A0 O
PM I
SDI3 I
Power supply terminal (+3.3V) S-RAM wait mode setting terminal Fixed at “H” in this set Ground terminal S-RAM wait mode setting terminal Fixed at “L” in this set Page selection signal output terminal Not used Ground terminal Page selection signal output terminal Not used Boot mode control signal input terminal Not used Boot mode state display signal output terminal Not used Boot trap signal input from the system controller PLL input frequency selection signal input terminal
“L”: 384fs, “H”: 256fs (fixed at “H” in this set) Mode setting terminal “L”: single chip mode, “H”: use prohibition (fixed at “L” in this set) PLL lock error and data error flag input from the digital audio interface IC Power supply terminal (+2.6V) Ground terminal Address signal output terminal Not used Address signal output to the S-RAM L/R sampling clock signal (44.1 kHz) output to the D/A converter and stream processor Decode signal output to the system controller Bit 1 input terminal of channel status from the digital audio interface IC Power supply terminal (+2.6V) Ground terminal Two-way data bus with the S-RAM Power supply terminal (+3.3V) Two-way data bus with the S-RAM Ground terminal Address signal output to the S-RAM Simple emulation data output terminal Not used Simple emulation data input start/end detection signal input terminal Not used Simple emulation asychronous break input terminal Not used Simple emulation clock signal input terminal Not used Simple emulation data input terminal Not used Ground terminal Address signal output to the S-RAM Two-way data bus with the S-RAM Power supply terminal (+2.6V) Ground terminal Two-way data bus with the S-RAM Power supply terminal (+3.3V) Two-way data bus with the S-RAM Address signal output to the S-RAM Ground terminal Address signal output to the S-RAM PLL reset signal input from the system controller “L”: reset Rear L-ch and R-ch audio serial data input from the digital audio processor
88
Page 89
Pin No. Pin Name I/O Description
9
115
116
117 to 11
120
SDI4 I
SYNC I
VDDI
Audio serial data input terminal Not used Synchronous/asychronous selection signal input terminal
“L”: Synchronous, “H”: asynchronous (fixed at “H” in this set)
Ground terminal Power supply terminal (+2.6V)
HCD-S888
89
Page 90
HCD-S888
DVD BOARD IC701 CXD1882R (DVD DECODER)
Pin No. Pin Name I/O Description
1, 2 D5, D6 I/O
3 VSS — 4D7I/O 5A0I 6 VDD — 7A1I 8 VDD5V
9 to 14 A2 to A7 I
15 VSS — 16 XWAIT O 17 XRD I 18 XWR I 19 XCS I
20, 21 XINT0, XINT1 O
22 VDD — 23 XHRS I 24 HDB7 O 25 VSS — 26 HDB8 O 27 HDB6 O 28 VDDS — 29 HDB9 O 30 HDB5 O 31 HDBA O 32 HDB4 O 33 VSS — 34 HDBB O 35 HDB3 O 36 VDD — 37 HDBC O 38 VDDS — 39 HDB2 O 40 HDBD O 41 HDB1 O 42 VSS — 43 HDBE O 44 HDB0 O 45 HDBF O 46 XSAK O 47 VDDS — 48 XDCK O 49 XSHD O 50 VDD — 51 REDY O 52 VSS
Two-way data bus with the mechanism controller Ground terminal (digital system) Two-way data bus with the mechanism controller Address signal input from the mechanism controller Power supply terminal (+3.3V) (digital system) Address signal input from the mechanism controller Power supply terminal (+5V) Address signal input from the mechanism controller Ground terminal (digital system) Wait signal output terminal Not used Read strobe signal input from the mechanism controller Write strobe signal input from the mechanism controller Chip select signal input from the mechanism controller Interrupt signal output to the mechanism controller Power supply terminal (+3.3V) (digital system) Not used Stream data signal output to the DSD decoder and DVD system processor Ground terminal (digital system) Error flag signal output to the DSD decoder and DVD system processor Stream data signal output to the DSD decoder and DVD system processor Power supply terminal (+5V) (digital system) Not used Stream data signal output to the DSD decoder and DVD system processor Not used Stream data signal output to the DSD decoder and DVD system processor Ground terminal (digital system) Not used Stream data signal output to the DSD decoder and DVD system processor Power supply terminal (+3.3V) (digital system) Not used Power supply terminal (+5V) (digital system) Stream data signal output to the DSD decoder and DVD system processor Not used Stream data signal output to the DSD decoder and DVD system processor Ground terminal (digital system) Not used Stream data signal output to the DSD decoder and DVD system processor Not used Serial data effect flag signal output to the DSD decoder and DVD system processor Power supply terminal (+5V) (digital system) Serial data transfer clock signal output to the DSD decoder and DVD system processor Header flag signal output to the DSD decoder Power supply terminal (+3.3V) (digital system) Not used Ground terminal (digital system)
90
Page 91
Pin No. Pin Name I/O Description
6
53 XSRQ I
54 HINT O 55 XS16 O 56 HA1 I 57 XPDI I/O 58 VDDS
59, 60 HA0, HA2 I
61 VSS
62, 63 HCS0, HCS1 I
64 VDD — 65 DASP I/O
66 to 69 MDB0 to MDB3 I/O
70 VSS — 71 MDB4 I/O 72 VDD5V
73 to 75 MDB5 to MDB7 I/O
76 XMWR O 77 VDD — 78 XRAS O
79, 80 MA0, MA1 O
81 VSS
82 to 87 MA2 to MA7 O
88 VDD — 89 MA8 O 90 VSS — 91 MA9 O 92 MNT1 O 93 MNT2 O 94 XMOE O 95 XCAS O
96, 97 MDB8, MDB9 I/O
98 VSS — 99 MDBA I/O
100 VDD
101, 102 MDBB, MDBC I/O
103 VDD5V
104 to 10
113, 114 ASF1, AFS2
MDBD to MDBF I/O 107 GFS O 108 VSS — 109 APEO O 110 VDD — 111 DASYO O 112 GNDA5
115 DASYI I
DVD mode: Serial data request signal input from the DVD system processor SACD mode: Serial data request signal input from the DSD decoder
Not used Not used Not used Not used Power supply terminal (+5V) (digital system) Not used Ground terminal (digital system) Not used Power supply terminal (+3.3V) (digital system) Not used Two-way data bus with the D-RAM Ground terminal (digital system) Two-way data bus with the D-RAM Power supply terminal (+5V) Two-way data bus with the D-RAM Write enable signal output to the D-RAM Power supply terminal (+3.3V) (digital system) Row address strobe signal output to the D-RAM Address signal output to the D-RAM Ground terminal (digital system) Address signal output to the D-RAM Power supply terminal (+3.3V) (digital system) Address signal output to the D-RAM Ground terminal (digital system) Address signal output to the D-RAM EEPROM ready signal output to the mechanism controller Operation clock signal output for PSP physical disc mark detection to DSD decoder Output enable signal output to the D-RAM Column address strobe signal output to the D-RAM Two-way data bus with the D-RAM Ground terminal (digital system) Two-way data bus with the D-RAM Power supply terminal (+3.3V) (digital system) Two-way data bus with the D-RAM Power supply terminal (+5V) Two-way data bus with the D-RAM Guard frame sync signal output to the mechanism controller Ground terminal (digital system) Absolute phase error signal output Power supply terminal (+3.3V) (digital system) RF binary signal output Ground terminal (analog system) Filter connected terminal for selection the constant asymmetry compensation Analog signal input after integrated from the RF binary signal
HCD-S888
91
Page 92
HCD-S888
Pin No. Pin Name I/O Description
116 RFDCC I 117 RFIN I
118, 119 VCCA5, VCCA4
120 VCOR1 — 121 VCOIN I
122, 123 GNDA4, GNDA3
124 LPF5 O
125 VC1 I 126, 127 LPF2, LPF1 I 128, 129 VCCA3, VCCA2
130 PD0 O
131 PDHVCC I
132 FDO O 133, 134 GNDA2, GNDA1
135 SPO O
136 VC2 I
137 MDIN2 I
138 MDIN1 I
139 VCCA1
140 CLVS O
141 VSS
142 MDSOUT O
143 VDD
144 MDPOUT O
145 DEFECT I
146 GSCOR I
147 EXCK O
148 SBIN I
149 VSS
150 SCOR I
151 WFCK I
152 VDD5V
153 XRCI I
154 VDDS
155 C2PO I
156 VDD
157 DBCK O
158 BCLK I
159 DDAT O
160 MDAT I
161 VSS
162 DLRC O
163 LRCK I
164 XRST I
165 IFS0 I
166 IFS1 I
Input terminal for adjusting DC cut high-pass filter for RF signal Not used RF signal input from the DVD/CD RF amplifier Power supply terminal (+3.3V) (analog system) VCO oscillating range setting resistor connected terminal VCO input terminal Ground terminal (analog system) Signal output from the operation amplifier from PLL loop filter Middle point voltage (+1.65V) input terminal Inverted signal input to the operation amplifier from PLL loop filter Power supply terminal (+3.3V) (analog system) Signal output from the charge pump for phase comparator Middle point voltage input terminal for RF PLL Signal output from the charge pump for frequency comparator Ground terminal (analog system) Spindle motor control signal output Middle point voltage (+1.65V) input terminal Spindle motor servo drive signal input MDP input terminal Power supply terminal (+3.3V) (analog system) Control signal output for selection the spindle control filter constant at CLVS Ground terminal (digital system) Frequency error output terminal of internal CLV circuit Power supply terminal (+3.3V) (digital system) Phase error output terminal of internal CLV circuit Defect signal input terminal Not used Guard subcode sync (S0+S1) detection signal input from the digital signal processor Subcode serial data reading clock signal output to the digital signal processor Subcode serial data input from the digital signal processor Ground terminal (digital system) Subcode sync (S0+S1) detection signal input from the digital signal processor Write frame clock signal input from the digital signal processor Power supply terminal (+5V) RAM overflow signal input terminal Not used Power supply terminal (+5V) (digital system) C2 pointer signal input from the digital signal processor Power supply terminal (+3.3V) (digital system) Bit clock signal (2.8224 MHz) output terminal Not used Bit clock signal (2.8224 MHz) input from the digital signal processor PCM data output terminal Not used Serial data input from the digital signal processor Ground terminal (digital system) L/R sampling clock signal (44.1 kHz) output terminal Not used L/R sampling clock signal (44.1 kHz) input from the digital signal processor Reset signal input from the mechanism controller “L”: reset Interface selection signal input terminal Fixed at “L” in this set Interface selection signal input terminal Fixed at “H” in this set
92
Page 93
Pin No. Pin Name I/O Description
6
167 XTAL I 168 VSS — 169 XTL2 O 170 XTL1 I 171 VDD
172 to 17
D0 to D4 I/O
33.8688 MHz clock signal input terminal Ground terminal (digital system) System clock output terminal (33.8688 MHz) System clock input terminal (33.8688 MHz) Power supply terminal (+3.3V) (digital system) Two-way data bus with the mechanism controller
HCD-S888
93
Page 94
HCD-S888
DVD BOARD IC801 CXD2752R (DSD DECODER)
Pin No. Pin Name I/O Description
1 VSCA0 — 2XMSLAT I 3MSCK I 4MSDATI I 5 VDCA0 — 6MSDATO O 7MSREADY O 8XMSDOE O
9 XRST I 10 SMUTE I 11 MCKI I 12 VSIOA0 — 13 EXCKO1 O 14 EXCKO2 O 15 LRCK O 16 F75HZ O 17 VDIOA0
18 to 25 MNT0 to MNT7 O
26 TCK I 27 TDI I 28 VSCA1 — 29 TDO O 30 TMS I 31 TRST I
32 to 34 TEST1 to TEST3 I
35 VDCA1 — 36 UBIT O 37 XBIT O
38 to 41
42 VSIOA1
43, 44
45 VDIOA1
46, 47
48 SUPEN O 49 VSCA2 — 50 NC O
51, 52 TEST4, TEST5 I
53 NC O 54 VDCA2
55, 56 NC O
57 BCKASL I
58 VSDSD0 — 59 BCKAI I 60 BCKAO O
SUPDT0 to
SUPDT3
SUPDT4, SUPDT5
SUPDT6, SUPDT7
Ground terminal (for core) Serial data latch pulse signal input from the mechanism controller Serial data transfer clock signal input from the mechanism controller Serial data input from the mechanism controller Power supply terminal (+2.5V) (for core) Serial data output to the mechanism controller Ready signal output to the mechanism controller “L”: ready Serial data output enable signal output terminal Not used Reset signal input from the mechanism controller “L”: reset Soft muting on/off control signal input from the mechanism controller “H”: muting on Master clock signal (33.8688 MHz) input Ground terminal (for I/O) Master clock signal (33.8688 MHz) output to the digital audio processor External clock 2 signal output terminal Not used L/R sampling clock signal (44.1kHz) output terminal Not used Not used Power supply terminal (+3.3V) (for I/O) Monitor signal output terminal Not used Clock signal input from the DVD system processor Serial data input from the DVD system processor Ground terminal (for core) Serial data output to the DVD system processor MS signal input from the DVD system processor Reset signal input from the DVD system processor “L”: reset Input terminal for the test (normally: fixed at “L”) Power supply terminal (+2.5V) (for core) Not used Not used
O
Supplementary data output terminal Not used
Ground terminal (for I/O)
O
Supplementary data output terminal Not used Power supply terminal (+3.3V) (for I/O)
O
Supplementary data output terminal Not used Supplementary data enable signal output terminal Not used Ground terminal (for core) Not used Input terminal for the test (normally: fixed at “L”) Not used Power supply terminal (+2.5V) (for core) Not used Input/output selection signal input terminal of bit clock signal (2.8224 MHz) for DSD data output
“L”: input (slave), “H”: output (master) Fixed at “H” in this set Ground terminal (for DSD data output) Bit clock signal (2.8224 MHz) input terminal for DSD data output Not used Bit clock signal (2.8224 MHz) output terminal for DSD data output Not used
94
Page 95
Pin No. Pin Name I/O Description
9
4
0
61 PHREFI I 62 PHREFO O 63 ZDFL O 64 DSAL O 65 ZDFR O 66 DSAR O 67 VDDSD0 — 68 ZDFC O 69 DSAC O 70 ZDFLFE O 71 DSALFE O 72 VSDSD1 — 73 ZDFLS O 74 DSALS O 75 ZDFRS O 76 DSARS O 77 VDDSD1
78, 79 IOUT0, IOUT1 O
80 VSCB0
81, 82 IOUT2, IOUT3 O
83 VDCB0
84, 85 IOUT4, IOUT5 O
86 VSIOB0 — 87 IANCO O 88 IFULL I
89 IEMPTY I
90 VDIOB0 — 91 IFRM O 92 IOUTE O 93 IBCK O 94 VSCB1 — 95 IERR I 96 IANCI I 97 IPLAN I 98 IHOLD O 99 VDCB1
100 IVLD I
101 to 105
106 VSIOB1
107 to 10
110 VDIOB1
111 to 11
117 to 12
WAD0 to WAD3 I 115 TESTI I 116 VSCB2
WAD4 to WAD7 I 121 VDCB2
Bit clock signal (2.8224 MHz) input terminal for DSD data output Not used Bit clock signal (2.8224 MHz) output to the digital audio processor Front L-ch Zero data flag detection signal output terminal Not used Front L-ch DSD data output to the digital audio processor Front R-ch Zero data flag detection signal output terminal Not used Front R-ch DSD data output to the digital audio processor Power supply terminal (+3.3V) (for DSD data output) Center zero data flag detection signal output terminal Not used Center DSD data output to the digital audio processor Woofer zero data flag detection signal output terminal Not used Woofer DSD data output to the digital audio processor Ground terminal (for DSD data output) Rear L-ch zero data flag detection signal output terminal Not used Rear L-ch DSD data output to the digital audio processor Rear R-ch zero data flag detection signal output terminal Not used Rear R-ch DSD data output to the digital audio processor Power supply terminal (+3.3V) (For DSD data output) Data output terminal for IEEE 1394 link chip interface Not used Ground terminal (for core) Data output terminal for IEEE 1394 link chip interface Not used Power supply terminal (+2.5V) (for core) Data output terminal for IEEE 1394 link chip interface Not used Ground terminal (for I/O) Transmission information data output terminal for IEEE 1394 link chip interface Not used Data transmission hold request signal input terminal for IEEE 1394 link chip interface Not used High speed transmission request signal input terminal for IEEE 1394 link chip interface
Not used Power supply terminal (+3.3V) (for I/O) Frame reference signal output terminal for IEEE 1394 link chip interface Not used Enable signal output terminal for IEEE 1394 link chip interface Not used Data transmission clock signal output terminal for IEEE 1394 link chip interface Not used Ground terminal (for core) Not used Not used Not used Not used Power supply terminal (+2.5V) (for core) Not used Not used Ground terminal (for I/O) Not used Power supply terminal (+3.3V) (for I/O) External A/D data input terminal for PSP physical disc mark detection Not used Input terminal for the test (normally: fixed at “L”) Ground terminal (for core) External A/D data input terminal for PSP physical disc mark detection Not used Power supply terminal (+2.5V) (for core)
HCD-S888
95
Page 96
HCD-S888
0
4
9
2
6
Pin No. Pin Name I/O Description
122 WRFD I 123 WCK I
124, 125
126 WARFI I 127 WAVRB I
128, 129
130 VSIOA2
131 to 13
135 VDIOA2
136 to 13
140 VSIOA3 — 141 DCLK O 142 DCKE O 143 XWE O 144 XCAS O 145 XRAS O 146 VDIOA3 — 147 NC O
148, 149 A11, A10 O
150 VSCA3
151, 152 A9, A8 O
153 VDCA3
154 to 157
158 VSIOA4
159 to 16
163 VDIOA4 — 164 XSRQ O 165 XSHD I 166 SDCK I 167 XSAK I
168 SDEF I
169 to 17
WAVDD0,
WAVDD1
WAVSS1, WAVSS
DQ7 to DQ4 I/O
A3 to A0 O
SD0 to SD7 I
Not used Operation clock signal input for PSP physical disc mark detection from the DVD decoder
A/D power supply terminal (+2.5V) (for PSP physical disc mark detection)
Analog RF signal input for PSP physical disc mark detection from the DVD/CD RF amplifier A/D bottom reference terminal for PSP physical disc mark detection
A/D ground terminal (for PSP physical disc mark detection) Ground terminal (for I/O) Two-way data bus with the SD-RAM Power supply terminal (+3.3V) (for I/O) Two-way data bus with the SD-RAM Ground terminal (for I/O) Clock signal output to the SD-RAM Clock enable signal output to the SD-RAM Write enable signal output to the SD-RAM Column address strobe signal output to the SD-RAM Row address strobe signal output to the SD-RAM Power supply terminal (+3.3V) (for I/O) Not used Address signal output to the SD-RAM Ground terminal (for core) Address signal output to the SD-RAM Power supply terminal (+2.5V) (for core) Address signal output to the SD-RAM Ground terminal (for I/O) Address signal output to the SD-RAM Power supply terminal (+3.3V) (for I/O) Serial data request signal output to the DVD decoder Header flag signal input from the DVD decoder Serial data transfer clock signal input from the DVD decoder Serial data effect flag signal input from the DVD decoder
Error flag signal input from the DVD decoder Stream data signal input from the DVD decoder
96
Page 97
DVD BOARD IC901 µPD70F3033BYGF-M27-3BA-A (SYSTEM CONTROLLER)
Pin No. Pin Name I/O Description
1 DAMP-DATA O 2 DAMP-CLK O 3 I2C-DATA I/O 4 CQ-RST
5 I2C-CLK I/O
6
7DIG-DI O
8DIG-CLK O
9 EVDD — 10 EVSS — 11 P-PWM O 12 DSP-RST 13 DSP-PM 14 DSP-CS O 15 DSP-HACN I 16 DSP-BST O 17 DSP-GP9 I 18 19 DIR-ERR I 20 21 VPP — 22 23 DIR-AD O 24 25 26 DAMP-RST O 27 DAMP-MUTEG O 28 DAMP-MUTEN O 29 CS1 O 30 CS2 O 31 CS3 O 32 DAC-CS O 33 AD-RST O
34 RESET I
35 XT1 I 36 XT2 O 37 38 X2 O 39 X1 I 40 VSS — 41 VDD — 42 CLKOUT O
DSP-DO
DIR-ZERO
DIR-CE O
DIR-XST I
DIR-XMODE I
DIRDO I
REG0
Serial data output to the stream processors Serial data transfer clock signal output to the stream processors Communication data bus with the DVD system processor and mechanism controller
O Reset signal output to the DVD system processor “L”: reset
Communication data reading clock signal input or transfer clock signal output with the DVD system processor and mechanism controller
I
Write data input from the digital audio signal processor Read data output to the digital audio interface IC, digital audio signal processor and D/A
converter Clock signal output to the digital audio interface IC, digital audio signal processor and D/A
converter Power supply terminal (+5V) Ground terminal
PWM voltage control signal output O Reset signal output to the digital audio signal processor “L”: reset O PLL reset signal output to the digital audio signal processor “L”: reset
Chip select signal output to the digital audio signal processor
Acknowledge signal input from to the digital audio signal processor
Boot trap signal output to the digital audio signal processor
Decode signal input from to the digital audio signal processor
I
Audio serial data input from the digital audio interface IC
PLL lock error and data error flag input from the digital audio interface IC
Chip enable signal output to the digital audio interface IC
Power supply terminal (for programming) Not used
Source clock switching monitor input from the digital audio interface IC
Not used
System reset signal input from the digital audio interface IC “L”: reset
Write data input from the digital audio interface IC
Reset signal output to the stream processors “L”: reset
Muting on/off control signal output to the stream processors “H”: muting on
Muting on/off control signal output to the stream processors “H”: muting on
Chip select signal output to the stream processor (for front L-ch and R-ch)
Chip select signal output to the stream processor (for center and woofer)
Chip select signal output to the stream processor (for rear L-ch and R-ch)
Chip select signal output to the D/A converter
Reset signal output to the A/D converter and D/A converter “L”: reset
System reset signal input “L”: reset
For several hundreds msec. after the power supply rises, “L” is input, then it changes to “H”
Sub system clock input terminal Not used
Sub system clock output terminal Not used
Not used
Main system clock output terminal (20 MHz)
Main system clock input terminal (20 MHz)
Ground terminal
Power supply terminal (+5V)
Clock signal output terminal Not used
HCD-S888
Ver 1.3 2003.12
97
Page 98
HCD-S888
Pin No. Pin Name I/O Description
43 DIP-RST O 44 DIP-OCP I 45 ST-POWER O 46 47 48 49 PROG SW I 50 TU-ON O 51 TUNED I 52 TUN-DI I 53 TUN-CE O 54 TUN-DO O 55 TUN-CLK O 56 FL-MUTE O 57 FL-CLK O 58 BVDD — 59 BVSS — 60 FL-DATA O 61 FL-CS O 62 LED-CS O 63 LED-CLR O
64 HPSW I
65 DFIL RST2 O 66 SP RELAY O 67 PARA-DO2 I 68 PARA-RST O 69 PARA-LT1 O 70 PARA-LT2 O 71 PARA-CLK O 72 PARA-DATA O 73 PARA-DO1 I 74 AVDD — 75 AVSS — 76 AVREF I 77 NO USE — 78 OPT-SEN2 I 79 OPT-SEN I 80 AREA1 I 81 SEN2 I
82 to 84 KEY0 to KEY2 I
85 EN-A I 86 EN-B I 87 MODEL I 88 RDS-DATA I 89 DVD-POWER O 90 STOP I 91 POWER-SW I
HP-MUTE
AU-MUTE
AV-SEL2
Reset signal output to the power amplifier “L”: reset Protect signal input from the power amplifier System power on/off control signal output “H”: power on
O
Headphone muting on/off control signal output “L”: muting on
O
Audio line muting on/off control signal output “L”: muting on
O
Audio/video selection signal output SCAN SELECT switch input terminal “L”: SELECTABLE, “H”: INTERLACE Tuner power on/off control signal output “H”: power on Tuning detection signal input from the tuner unit “L”: tuned Serial data input from the tuner unit Chip enable signal output to the tuner unit Serial data output to the tuner unit Serial data transfer clock signal output to the tuner unit Reset signal output to the fluorescent indicator tube driver “L”: reset Serial data transfer clock signal output to the LED driver and fluorescent indicator tube driver Power supply terminal (+5V) (for bus interface) Ground terminal (for bus interface) Serial data output to the LED driver and fluorescent indicator tube driver Chip select signal output to the fluorescent indicator tube driver “L” active Standby signal output to the LED driver “L”: standby Reset signal output to the LED driver “L”: reset Connection detection signal input of the headphone jack
“L”: no connected, “H”: headphone connected Reset signal output to the digital audio processor “L”: reset Relay drive signal output terminal for the speaker protect Not used Serial data input from the mechanism deck controller Reset signal output to the mechanism deck controller “L”: reset Serial data latch pulse signal output to the mechanism deck controller Serial data latch pulse signal output terminal Not used Serial data transfer clock signal output to the mechanism deck controller Serial data output to the mechanism deck controller Serial data input terminal Not used Power supply terminal (+5V) (analog system) Ground terminal (analog system) Reference voltage (+5V) input terminal (analog system) Not used Disc insert detection signal input from the photo sensor Chucking detection signal input from the photo sensor Destination setting terminal Disc in/out switch input terminal “L”: when a disc is inserted Key input terminal (A/D input) Jog dial pulse input from the rotary encoder (A phase input) Jog dial pulse input from the rotary encoder (B phase input) Model setting terminal RDS serial data input from the RDS decoder (AEP, UK and Russian models only) DVD power on/off control signal output “H”: power on System stop signal input System power on/off control signal input “H”: power on
98
Page 99
Pin No. Pin Name I/O Description
92 SIRCS I
93 WAKE I
94 RDS-CLK
95 96 97 DF-SW O 98 DF-SYNC O 99 DF-RST O
100 I2HLP I/O
AV-SEL0 AV-SEL1
Remote control signal input System wake up signal input by pressing any key on the front panel or remote commander or disc
insert detect switch RDS serial data transfer clock signal input from the RDS decoder
I
(AEP, UK and Russian models only)
O
Audio/video selection signal output
O
Audio/video selection signal output selection signal output to the digital audio processor Sync signal output to the digital audio processor Reset signal output for the digital audio processor “L”: reset Not used Busy signal input/output for the I2C bus
HCD-S888
99
Page 100
HCD-S888
DVD BOARD IC902 PT8300 (MECHANISM DECK CONTROLLER)
Pin No. Pin Name I/O Description
1 VSS — 2 RESET I 3 CLK I 4 LAT I 5 P15 I 6 P14 I
7 to 10 P13 to P10 I
11, 12 P9, P8 I
13 LATCHO O 14 CLKO O 15 DO1 O 16 DI2 I
17 to 19 P7 to P5 O
20 P4 O 21, 22 P3, P2 O 23, 24 P1, P0 O
25 DO2 O
26 DI1 I
27 PULLUP
28 VCC
Ground terminal Reset signal input from the system controller “L”: reset Serial data transfer clock signal input from the system controller Serial data latch pulse signal input from the system controller Disc in/out switch input terminal “L”: when a disc is ejected Disc in/out switch input terminal “L”: when a disc is inserted Mode detect rotary encoder input terminal Not used Serial data latch pulse signal output terminal Not used Serial data transfer clock signal output terminal Not used Serial data output terminal Not used Serial data input terminal Not used Not used LED drive control signal output of the disc insert detect sensor “H”: LED on Eject motor drive control signal output Loading motor drive control signal output Serial data output to the system controller Serial data input from the system controller Connected to power supply (+5V) Power supply terminal (+5V)
100
Loading...