Fairchild Semiconductor 100341SCX, 100341QIX, 100341QI, 100341QCX, 100341QC Datasheet

© 2000 Fairchild Semiconductor Corporation DS009880 www.fairchildsemi.com

July 1988
Revised August 2000

100341 Low Power 8-Bit Shift Register

100341
Low Power 8-Bit Shift Register

General Description

The 100341 contains eight edge-triggered, D-type flip-flops
with individual inputs (P

n

) and outputs (Qn) for parallel

operation, and with serial inputs (D

n

) and steering logic f or

bidirectional shifting. The flip-flops accept input data a
setup time before the positive -going transition of the clock
pulse and their outpu ts respond a pro pagation delay after
this rising clock edge.

The circuit operating mode is determined by the Select
inputs S

0

and S1, which are internally decoded to select

either “parallel entry”, “h old”, “shift left” or “shift right” as
described in the Truth Table. All inputs have 50 k

Ω pull-

down resistors.

Features

■ 35% power reduction of the 100141

■ 2000V ESD protection

■ Pin/function compatible with 100141

■ Voltage compensated operating range

= −4.2V to −5.7V

■ Available to industrial grade temperature range

Ordering Code:

Devices also availab le in Tape and Reel. Specify by appending th e s uffix let t er “X” to the ordering code.

Logic Symbol

Pin Descriptions

Connection Diagrams

24-Pin DIP/SOIC

28-Pin PLCC

Order Number Package Number Package Description

10034SC M24B 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
100341PC N24E 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100341QI V28A 28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
100341QC V28A 28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square

Industrial Temperature Range (

−40°C to +85°C)

Pin Names Description

CP Clock Input
S

0

, S

1

Select Inputs

D

0

, D

7

Serial Inputs

P

0–P7

Parallel Inputs

Q

0–Q7

Data Outputs

www.fairchildsemi.com 2

100341

Truth Table

H = HIGH Voltage Level
L = LOW Voltage Level

X = Don’t Care



= LOW-to-HIGH Transition

Logic Diagram

Function

Inputs Outputs

D

7D0S1S0

CP Q7Q6Q5Q4Q3Q2Q1Q

0

Load Register X X L L



P7P6P5P4P3P2P1P

0

Shift Left X L L H



Q6Q5Q4Q3Q2Q1Q0L

Shift Left X H L H



Q6Q5Q4Q3Q2Q1Q0H

Shift Right L X H L



LQ7Q6Q5Q4Q3Q2Q

1

Shift Right H X H L



HQ7Q6Q5Q4Q3Q2Q

1

Hold X X H H X
Hold XXXXH No Change
Hold XXXXL

3 www.fairchildsemi.com

100341

Absolute Maximum Ratings(Note 1) Recommended Operating

Conditions

Note 1: The “Absolute Maximum Ratings” are those value s beyond which

the safety of the dev ice cannot b e guaranteed . The device sh ould not be
operated at these limit s. The parametric values defi ned in the Electrical
Characteristics tables are not guaranteed at the absolute maximum rating.
The “Recomm ended O peratin g Cond itions ” table will defin e the condition s
for actual device operation.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

Commercial Version
DC Electrical Characteristics

(Note 3)

V

EE

= −4.2V to −5.7V, VCC = V

CCA

= GND, T

C

= 0°C to +85°C

Note 3: The specified limits represent the “worst case” value for the parameter. Since these values normally occur at the temperature extremes, additional
noise immunity and guardbanding can be achieved by decreasin g the al l owable syste m opera ti ng ran ge s. Cond it i ons fo r t estin g sho w n in the tabl es are cho­sen to guarantee operation under “worst case” conditions.

DIP AC Electrical Characteristics

V

EE

= −4.2V to −5.7V, VCC = V

CCA

= GND

Note 4: The propagation delay specified is for the switching of a single output. Delays may vary up to 0.40 ns if multiple outputs are switching simultaneously.

Storage Temperature (T

STG

) −65°C to +150°C

Maximum Junction Temperature (T

J

) +150°C

V

EE

Pin Potential to Ground Pin −7.0V to +0.5V

Input Voltage (DC) V

EE

to +0.5V

Output Current (DC Output HIGH)

−50 mA

ESD (Note 2)

≥2000V

Case Temperature (T

C

)

Commercial 0

°C to +85°C

Industrial

−40°C to +85°C

Supply Voltage (V

EE

) −5.7V to −4.2V

Symbol Parameter Min Typ Max Units Conditions

V

OH

Output HIGH Voltage −1025 −955 −870 mV VIN = VIH (Max) Loading with

V

OL

Output LOW Voltage −1830 −1705 −1620 mV or VIL (Min) 50Ω to −2.0V

V

OHC

Output HIGH Voltage −1035 mV VIN = VIH (Min) Loading with

V

OLC

Output LOW Voltage −1610 mV or VIL (Max) 50Ω to −2.0V

V

IH

Input HIGH Voltage −1165 −870 mV Guaranteed HIGH Signal

for all Inputs

V

IL

Input LOW Voltage −1830 −1475 mV Guaranteed LOW Signal

for all Inputs

I

IL

Input LOW Current 0.50 µAVIN = VIL (Min)

I

IH

Input HIGH Current 240 µAVIN = VIH (Max)

I

EE

Power Supply Current Inputs OPEN

−157 −75 mA VEE = −4.2V to −4.8V

−167 −75 mA V

EE

= −4.2V to −5.7V

Symbol Parameter

TC = 0°CT

C

= +25°CT

C

= +85°C

Units Conditions

Min Max Min Max Min Max

f

MAX

Max Clock Frequency 400 400 400 MHz Figures 2, 3

t

PLH

Propagation Delay

0.90 1.90 1.00 2.00 1.00 2.10 ns

Figures 1, 3

t

PHL

CP to Output (Note 4)

t

TLH

Transition Time

0.35 1.30 0.35 1.30 0.35 1.30 ns Figures 1, 3

t

THL

20% to 80%, 80% to 20%

t

S

Setup Time Dn, P

n

0.65 0.65 0.65 ns

Figure 4

S

n

1.60 1.60 1.60

t

H

Hold Dn, P

n

0.80 0.80 0.80 ns

S

n

0.60 0.60 0.60

tPW(H) Pulse Width HIGH CP 2.00 2.00 2.00 ns Figure 3