Anritsu MP1900A Product Introduction

Product Introduction

Signal Integrity Analysis

Multi-channel High-Performance BERT

Signal Quality Analyzer-R

MP1900A Series

Outline

•Due to the explosive growth of data traffic resulting from the popularity of smartphones and mobile terminals, data centers are transitioning network interfaces to faster 200/400/800 GbE standards, and PCI bus interconnects speeds now exceed 10G. In addition, support for multi-channels is also increasing transitioning.

•The Signal Quality Analyzer-R MP1900A series is an 8-slot modular type, highperformance BERT with excellent expandability supporting measurement applications by installing 32 Gbit/s Multi-channel PPG/ED, 64 Gbaud PAM4 PPG/ED and Jitter/Noise addition modules for signal integrity analysis of increasingly faster devices. Moreover, as well as functions for evaluating the Physical layer of high-speed interfaces, the built in Link Training/LTSSM analysis function supports all in one measurement of high-speed network interfaces such as 400/800 GbE, and bus interfaces such as PCIe.

MP1900A Series Supported Applications

100 GbE/200 GbE/400 GbE/800 GbE, CEI-25G/28G/56G/112G, InfiniBand EDR/HDR/NDR, Fibre Channel

PCI Express Gen1 to 5, USB 3.2/USB4, Thunderbolt 3, SAS-3/SAS-4, DP1.4 Optical Module, SERDES, AOC, High-Speed Interconnect

2

MP1900A Update Points [1]

The MP1900A series is a high-expandability, high-performance BERT supporting physical layer evaluations of high-speed interfaces. The all-in-one design covers early stage R&D evaluations ranging from next-generation 400/800 GbE network interfaces to PCI Express, etc., bus interfaces.

3

MP1900A Progress Points [2]

With the increase in various serial-bus interface speeds linking PCs and peripherals, quality can only be assured by accurate Physical layer evaluations.

The MP1900A with integrated application software controls peripheral equipment to accurately and quickly perform the measurements required by each standard.

Smart Phone	Hard Disk

Thunder Bolt

USB Type-C

Display Port

Display

Controller (PC)

Peripheral

Peripheral Equipment

Peripheral Equipment

Peripheral Equipment

Automation Software

Test Report

USB Cable

4

Multi-IF Support

Supports IF speeds over wide bandwidth from 2.4 Gbit/s to 21 Gbit/s with expandability to 32 Gbit/s without hardware upgrades; one unit enables Rx tests for PCIe Gen5 (32 GT/s), USB Type-C (USB4(20 Gbit/s) , Thunderbolt3(20 Gbit/s)) , DisplayPort1.4(8.1Gbit/s)) and SAS-4(22.5 Gbit/s).

5

MP1900A Series Features

Excellent expandability

•8 slots (per one MP1900A main unit)

•Maximum transmission capacity up to 512 Gbit/s (supporting up to 16ch of 32 Gbit/s NRZ, 4ch of 64 Gbaud PAM4)

•All-in-one support for both high-speed network interfaces such as 400/800 GbE and bus interfaces such as PCIe

Full support for high-speed device signal integrity evaluations

• Bit rates of

2.4 Gbit/s to 32.1 Gbit/s (NRZ, SI PPG/ED series)

2.4Gbaud to 64.2 Gbaud (128.4 Gbit/s) (PAM4, PAM4 PPG/ED series)

•Built-in Emphasis and Equalizer

•Low Intrinsic Jitter data output 115 fs rms (typ., SI PPG)

•High input sensitivity 15 mV (Eye Height) (typ., SI PPG)

•Built-in Clock Recovery

•Jitter (SJ/RJ/BUJ/SSC) and noise (CM/DM/White) tolerance measurements

All-in-one coverage of next-generation digital interface Rx tests

•Supports PCIe Gen1 to Gen5, SAS-3/-4, USB Type-C interface (USB3.2/USB4/Thunderbolt3), and DisplayPort1.4.

•Link Negotiation and LTSSM analysis functions

•Automated test-signal calibration and receiver tests

6

Supports Wideband & Multi-channel Measurement Requirements

The 8-slot modular type Signal Quality Analyzer-R MP1900A can be easily customized to support more measurement channels. In addition, adding a remote-box expansion, such as the PAM4 converter and 64G MUX/DEMUX, offers new required functions and performance without wasting previous capital equipment costs. With cost-effective upgrade support for next-generation interfaces, such as 400/800 GbE, the MP1900A will play a key role in bringing customers’ products more quickly to market .

7

Ideal for Signal Integrity Evaluations (1/2)

The 21G/32G bit/s SI PPG MU195020A has a built in 10Tap (max.) Emphasis option for simulating various devices and channels as well as for outputting corrected waveforms reproducing channelpath losses to help improve design evaluation efficiency.

The Rx-side 21G/32G bit/s SI ED MU195040A has a built in multi-band CTLE (Continuous Time Linear Equalization) function supporting 28, 16, and 8 Gbit/s band input signals for performing BER measurements of Eyes closed by transmission path losses. Since this CTLE function is a hardware equalizer rather than software emulator, it supports evaluation of TRx BER performance under near-to-live conditions, such as BER evaluation of test signals, and comparison of DUT BER measurement results.

Signal Integrity Evaluations

Required Performance and Functions

	High-Quality Output	High-Input Sensitivity
		CTLE
	Signal Source	Clock Recovery
	Emphasis Function	JTOL, Bath-tub, Eye
	Jitter, Noise Addition	Contour.

Built-in Emphasis,

CTLE and CDR

DUT

8

Ideal for Signal Integrity Evaluations (2/2)

To perform high-speed receiver stressed input tolerance tests, the BER is measured under the worst conditions using a stressed signal with added jitter and voltage noise. Using the MP1900A series with the Jitter Modulation Source MU181500B, Noise Generator MU195040A with CDR function for adding various Jitter types and SSC and the Jitter Tolerance Test MX183000A-PL001 software, supports receiver tolerance tests in conformance with the various interface standards. The MP1900A series offers strong support for receiver stressed input tolerance tests by highquality output signal before jitter and noise addition and high-linearity jitter and noise addition functions.

Sinusoidal Jitter(SJ)

Random Jitter(RJ)

CM/DM Noise

White Noise

Jitter Tolerance Test Function (MX183000A-PL001)

•High-versatility Jitter Tolerance measurements

•PHY Device Jitter Tolerance tests by impressing SJ/RJ/BUJ

•Standards-compliant Mask measurements

•Fast measurement times using low error rate estimation function, such as 1E–12 and 1E–15

•Tolerance measurements versus device characteristics using four Binary, Upward, Downward, Binary + Linear methods

Low Error Rate Estimation Jitter Tolerance

Measurements

9

Built-in PCI Express Link Training and LTSSM Analysis Functions

High-speed serial interfaces require good interconnectivity between devices and equipment, and it is important to identify whether a dropped Link is caused by physical or logical errors. The all- in-one MP1900A series supports Physical layer evaluations for PCIe Gen1 to Gen4 and future Gen5 receivers, in addition to having Link Training for securing normal operation, also has functions for detecting and analyzing LTSSM (Link Training Status State Machine) fault transitions to improve detection efficiency.

Supports physical layer measurements of add-in cards and system boards

•Tx/Rx Link Equalization Response Test

•Rx Link Equalization Test

•Receiver Jitter Tolerance Test

PCI Express Link Training State transitions (MX183000A-PL021)

10

New Features of MP1900A Series

•8-slot Platform

•32G SI PPG/ED and Noise Generator Modules

•PCI Express Link Training and LTSSM Analysis Functions

•Backward Compatibility with SQA Series MU181000B Synthesizer, Jitter Modulation Source MU181500B, and 32G PPG/ED MU183020A/40B

Signal Quality Analyzer-R MP1900A

MX183000A-PL021 PCIe MX183000A-PL025 PCIe Gen5 extension MX183000A-PL022 USB

Link Training (software)

21G/32G bit/s SI PPG MU195020A

21G/32G bit/s SI ED MU195040A

Noise Generator MU195050A

11

21G/32G bit/s SI PPG MU195020A Features

•Bit rate of 2.4 to 21 Gbit/s or 32.1 Gbit/s

•1ch/2ch Selection

•10Tap Emphasis built-in

•Data Output Amplitude 0.1 Vp-p to 1.3 Vp-p (Single-end)

0.2Vp-p to 2.6 Vp-p (Differential)

•Low Intrinsic Jitter output of 115 fs rms (typ.)

•Tr/Tf (20%-80%) of 12 ps (typ.)

•Multi-channel synchronization function

•NRZ/PAM4 support (PAM4 uses 2ch Data out + G0375A remote head)

•PCI Express / USB Link Training

21G/32G bit/s SI PPG MU195020A

Data1 (differential ) Data2 (differential)

10Tap EmphasisHigh-Quality Output WaveformsMulti-channel Synchronization

DUT

12

MU195020A PPG Data Output Waveforms

Low Intrinsic Jitter Data Output Waveforms for Signal Integrity Analysis

PRBS 231-1, 1 Vp-p (Single end, 70 GHz observed with oscilloscope)

32.1 Gbit/s

21 Gbit/s

	28.1 Gbit/s	Low Intrinsic Jitter 115 fs (rms) @ 28.1 Gbit/s
		(”1010…” pattern)

13

MU195020A PPG Data Output 10Tap Emphasis

Flexible Support for High-speed Device with Long-channel Design Evaluations

•10Tap Emphasis

•Control up to 20 dB

•Pre-Emphasis output with peak output amplitude of 1.5 Vp-p

Waveform for correcting transmission path loss

Waveform emulating signal loss

Voltage control at each 1 bit for 10-bit time period

14

MU195020A Data Output Variable ISI

Shorter Development Period by Eliminating Need for Multiple Test PC Boards

Simple and High-Reproducibility Design Tests of High-Speed Device Channel Loss Dependency

•Emulate channel loss by controlling Emphasis and generate loss-compensated signals

•Automatically calculate Emphasis setting using S-parameter

MP1900A SQA-R	S21

f

Emulate channel loss

And generate loss-compensated signals (Variable ISI option)

CEI-28G, 14 dB loss typical waveform (ISI function)

Manual Setting:

Correct signal for target Eye Height/Width using 10Tap Emphasis function

Channel Emulator:

Emulate S2P and S4P data loss insertion, and perform Emphasis compensation

ISI:

Emulate ISI using CEI-28G/25G Nyquist frequency loss setting

15

MU195020A PPG Multi-channel

Multiplexing, high-bit-rate and crosstalk tests are supported by the multi-channel Data output, pattern synchronization and skew control functions for easy flexible evaluations of future high-bit-rate and multi-channel interfaces.

Sync Channel	Supported Function	Application	Equipment
Number			Configuration
2ch	2ch Combination	32G PAM4 Generation	MU195020A 2ch
		2:1 MUX Evaluation	PPG x1
	Channel Synchronization
4ch	64G x 2ch Combination	64G PAM4 Generation	MU195020A 2ch
		4:1 MUX Evaluation	PPG x2
	Channel Synchronization	QSFP28 Evaluation

2ch Combination

Supports shift to “a1b1 a2b2 . . .” pattern and PAM4 output.

CH1	a1	a2	a3	a4	a5
CH2	b1	b2	b3	b4	b5

64G x 2ch Combination

Channel Synchronization

One 16ch MP1900A supports parallel interface evaluations, crosstalk tests and D/A converter evaluations as well as synchronized output for up to four MP1900A units.

CH1	a1	a2	a3	a4	a5
CH2	a1	a2	a3	a4	a5

Supports shift to “a1b1c1d1 a2b2c2d2 . . .” pattern and 64 Gbaud PAM4 output from two 32G PPG units, 4CH.

MU195020A	CH1	a1	a2	a3	a4	a5
	CH2	c1	c2	c3	c4	c5
MU195020A	CH1	b1	b2	b3	b4	b5
	CH2	d1	d2	d3	d4	d5

16

21G/32G bit/s SI ED MU195040A Features

•Bit rate of 2.4 to 21 Gbit/s or 32.1 Gbit/s

•1ch/2ch selection

•Built-in multi-band CTLE function

Peak frequency: 14, 8, 4 GHz switchable

Gain control: 0 to –12 dB control

•Data input amplitude: 0.05 to 1.0 Vp-p (Single-end)

•Input sensitivity @ 28.1Gbit/s NRZ: 15 mV (Eye Height) (typ.); 22 mVp-p (Eye amplitude)

@28.1Gbit/s PAM4: 30 mV/Eye(Eye Height) (typ.); 150 mVp-p (Eye amplitude)

•Auto-measurements (Auto-search/Adjust, Eye Contour, Bathtub, Jitter Tolerance)

•Clock Recovery: 2.4 to 32.1 Gbit/s, SSC support

•PCI Express / USB Link Training

MU195040A 21G/32G bit/s SI ED

Data1 (differential) Data2 (differential)

Multi-band CTLEHigh-sensitivity inputCDR supporting SSC

DUT

17

MU195040A ED Data Input CTLE/Clock Recovery Functions

Supports input receiver measurements for CEI-28G, PCIe Gen 3 to Gen 5 using 3-band CTLE (peak frequency of 14, 8 , and 4 GHz)

						14 GHz
Data Input									Clock Recovery/
									BER Measurement
						8 GHz
28 Gbit/s waveform after passage									28 Gbit/s open eye waveform
through -10 dB@14 GHz channel									using CTLE
						4 GHz

Supports SSC to implement Eye analysis for input signals with added Jitter

• 2.4 Gbit/s to 32.1 Gbit/s (extracts Clock from Data1 input signal)

• External Clock/Clock Recovery/Clock and Data Recovery_SSC support switching function

Data Recovery On when setting “Clock and Data Recovery”, SSC support

Data Input						Phase ID
			Data
						circuit
			Recovery
	Clock				Variable
	Recovery				Delay
		18

MU195040A ED Auto Measurement Analysis Functions

Higher-accuracy Eye analysis is supported using the auto-measurement and autoanalysis functions, such as Auto Search/Auto Adjust, Bathtub, Eye Contour, Eye Margin, and PAM BER measurement that make use of the measurement high-input-sensitivity performance.

Example of Eye Contour Measurement at Input of	Bathtub Measurement Example
Small 50 mVp-p Signal

Example of Eye Contour Measurement at Input of PAM4 Signal

19

Noise Generator MU195050A Features

Supports Voltage Noise Tolerance tests specified by CEI and IEEE802.3 for backplane, PCIe, and Thunderbolt measurements

•Noise addition to Data signals up to bit rates of 32.1 Gbit/s

•2ch output

•CMI/DMI/White noise support

Common mode noise frequency: 0.1 GHz to 6 GHz

Differential mode noise frequency: 2 GHz to 10 GHz

White noise band: 10 GHz; Crest Factor: >5

•Supports external noise input

MU195020A

MU195050A

	Noise Generator
	Data1 (differential) Data2 (differential)				External input
	Built-in
	CMI/DMI/White noise				DUT
	2ch output

20

MP1900A Main Unit Features

•8 Slots

•Install up to eight 2ch PPG and ED modules

•Synchronize up to four MP1900A main units

→Expansion to 2 Tbit/s

•Backwards compatibility with existing

MP1800A modules

MP1900A Front Panel

• Touch Screen

• GPIB x 1, and Ethernet x 2

• USB x 6, HDMI x 1, and

D-SUB x 1

• Windows 10 IoT Enterprise

MP1900A Side Panel

21