WTE SD5100YS-T3, SD530YS-T3, SD540YS-T3, SD550YS-T3, SD520YS-T3 Datasheet
...
|
|
|
|
WTE |
SD520YS – SD5100YS |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
POWER SEMICONDUCTORS |
|
|
|
|
|
|
|
|
5.0A DPAK SURFACE MOUNT SCHOTTKY BARRIER RECTIFIER
Features |
|
|
|
|
|
|
|
|
|
|
|
|
! |
Schottky Barrier chip |
|
|
|
|
|
A |
|
|
C |
|
|
! Guard Ring Die Construction |
|
|
|
|
B |
|
|
J |
|
|
||
! |
Low Profile Package |
|
|
D |
|
|
|
|
|
|
|
|
! |
High Surge Current Capability |
|
|
|
|
|
|
|
|
|
|
|
! |
Low Power Loss, High Efficiency |
|
|
|
|
|
|
|
|
|
|
|
! Ideal for Printed Circuit Board |
|
E |
PIN 1 |
|
2 |
3 |
|
|
|
|
||
! For Use in Low Voltage, High Frequency |
|
|
|
K |
|
|
||||||
|
|
|
|
|
|
|
|
|||||
|
Inverters, Free Wheeling Applications |
|
G |
|
|
|
H |
|
|
|
|
|
|
|
|
|
|
|
|
|
L |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
P |
P |
|
D PAK/TO-252AA |
|
||
Mechanical Data |
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
Dim |
Min |
Max |
|||
|
Case: Molded Plastic |
|
|
|
|
|
|
|
||||
! |
|
|
|
|
|
|
|
A |
6.4 |
6.8 |
||
! Terminals: Plated Leads Solderable per |
|
|
|
|
|
|
B |
5.0 |
5.4 |
|||
|
MIL-STD-750, Method 2026 |
|
PIN 1 - |
|
|
+ |
|
C |
2.35 |
2.75 |
||
! |
Polarity: Cathode Band |
|
|
PIN 3 - |
|
|
Case PIN 2 |
D |
— |
1.60 |
||
! Weight: 0.4 grams (approx.) |
|
|
|
|
|
|
E |
5.3 |
5.7 |
|||
! |
Mounting Position: Any |
|
|
|
|
|
|
|
G |
2.3 |
2.7 |
|
! |
Marking: Type Number |
|
|
|
|
|
|
|
H |
0.4 |
0.8 |
|
! |
Standard Packaging: 16mm Tape (EIA-481) |
|
|
|
|
|
J |
0.4 |
0.6 |
|||
|
|
|
|
|
|
|
|
|
K |
0.3 |
0.7 |
|
|
|
|
|
|
|
|
|
|
L |
0.50 Typical |
|
|
|
|
|
|
|
|
|
|
|
P |
— |
2.3 |
|
|
|
|
|
|
|
|
|
|
All Dimensions in mm |
|||
Maximum Ratings and Electrical Characteristics @TA=25°C unless otherwise specified |
|
|
||||||||||
Single Phase, half wave, 60Hz, resistive or inductive load. For capacitive load, derate current by 20%. |
|
|
|
|
||||||||
|
Characteristic |
|
Symbol |
SD |
SD |
|
SD |
SD |
SD |
SD |
SD |
Unit |
|
|
520YS |
530YS |
540YS |
550YS |
560YS |
580YS 5100YS |
|||||
Peak Repetitive Reverse Voltage |
|
VRRM |
20 |
30 |
|
40 |
50 |
60 |
80 |
100 |
V |
|
Working Peak Reverse Voltage |
|
VRWM |
|
|||||||||
DC Blocking Voltage |
|
VR |
|
|
|
|
|
|
|
|
|
|
RMS Reverse Voltage |
|
VR(RMS) |
14 |
21 |
|
28 |
35 |
42 |
56 |
70 |
V |
|
Average Rectified Output Current |
@TL = 75°C |
IO |
|
|
|
|
5.0 |
|
|
|
A |
|
Non-Repetitive Peak Forward Surge Current 8.3ms |
IFSM |
|
|
|
|
100 |
|
|
|
A |
||
Single half sine-wave superimposed on rated load |
|
|
|
|
|
|
|
|||||
(JEDEC Method) |
|
|
|
|
|
|
|
|
|
|
|
|
Forward Voltage (Note 1) |
@IF = 5.0A |
VFM |
|
0.55 |
|
|
0.75 |
0.85 |
|
V |
||
Peak Reverse Current |
@TA = 25°C |
IRM |
|
|
|
|
0.2 |
|
|
|
mA |
|
At Rated DC Blocking Voltage |
@TA = 100°C |
|
|
|
|
20 |
|
|
|
|||
|
|
|
|
|
|
|
|
|
||||
Typical Junction Capacitance (Note 2) |
Cj |
|
|
|
|
400 |
|
|
|
pF |
||
Typical Thermal Resistance Junction to Ambient |
R JA |
|
|
|
|
50 |
|
|
|
K/W |
||
Operating Temperature Range |
|
Tj |
|
|
|
|
-50 to +125 |
|
|
|
°C |
|
Storage Temperature Range |
|
TSTG |
|
|
|
|
-50 to +150 |
|
|
|
°C |
|
Note: 1. Mounted on P.C. Board with 14mm2 (0.13mm thick) copper pad. |
|
|
|
|
|
|
|
|
||||
|
2. Measured at 1.0 MHz and applied reverse voltage of 4.0V D.C. |
|
|
|
|
|
|
|
|
|||
SD520YS – SD5100YS |
|
|
1 of 3 |
|
|
|
|
© 2002 Won-Top Electronics |
||||
Loading...