Texas Instruments LM3489MM, LM3489QMM Schematic [ru]

ISENSE
ADJ VIN
PGATE
FB
EN
LM3489
PGND
1
2
3
4
5
6
7
8
+ +
Q1
V
IN
V
OUT
C
IN1
C
OUT
D1
L
R
ADJ
R
IS
C
ADJ
R1
R2
C
ff
C
IN2
www.ti.com
Hysteretic PFET Buck Controller With Enable Pin
Check for Samples: LM3489, LM3489-Q1
1

FEATURES

2
Easy to use control methodology
No control loop compensation required
Wide 4.5V to 35V input range
1.239V to VINadjustable output range
High efficiency 93%
±1.3% (±2% over temp) internal reference
100% duty cycle operation
Maximum operation frequency > 1MHz
Current limit protection
Dedicated enable pin (on if unconnected)
Shutdown mode draws only 7µA supply current
VSSOP-8
LM3489 is AEC-Q100 Grade 1 qualified

APPLICATIONS

Set-Top Box
DSL or Cable Modem
PC/IA
Auto PC
TFT Monitor
Battery Powered Portable Applications
Distributed Power Systems
Always On Power
High Power LED Driver
Automotive
LM3489
LM3489-Q1
SNVS443B –MAY 2006–REVISED FEBRUARY 2013

DESCRIPTION

The LM3489 is a high efficiency PFET switching regulator controller that can be used to quickly and easily develop a small, cost effective, switching buck regulator for a wide range of applications. The hysteretic control architecture provides for simple design without any control loop stability concerns using a wide variety of external components. The PFET architecture also allows for low component count as well as ultra-low dropout, 100% duty cycle operation. Another benefit is high efficiency operation at light loads without an increase in output ripple. A dedicated Enable Pin provides a shutdown mode drawing only 7µA. Leaving the Enable Pin unconnected defaults to on.
Current limit protection can be implemented by measuring the voltage across the PFET’s R thus eliminating the need for a sense resistor. A sense resistor may be used to improve current limit accuracy if desired. The cycle-by-cycle current limit can be adjusted with a single resistor, ensuring safe operation over a range of output currents.
DS(ON)
,

TYPICAL APPLICATION CIRCUIT

1
2All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright © 2006–2013, Texas Instruments Incorporated
ISENSE
GND
PGND
VIN
PGATE
ADJFB
EN
1
2
3
4 5
6
7
8
LM3489 LM3489-Q1
SNVS443B –MAY 2006–REVISED FEBRUARY 2013

CONNECTION DIAGRAM

Figure 1. Top View 8-Lead Plastic VSSOP-8 Package Number (DGK)
PIN DESCRIPTIONS
Pin Name Description No.
1 ISENSE The current sense input pin. This pin should be connected to the PFET drain terminal directly or through a series
resistor up to 600 ohm for 28V>Vin>35V. 2 GND Signal ground. 3 EN Enable pin. Connect EN pin to ground to shutdown the part or float to enable operation (Internally pulled high).
This pin can also be used to perform UVLO function. 4 FB The feedback input. Connect the FB to a resistor voltage divider between the output and GND for an adjustable
output voltage. 5 ADJ Current limit threshold adjustment. Connected to an internal 5.5µA current source. A resistor is connected
between this pin and VIN. The voltage across this resistor is compared with the ISENSE pin voltage to determine
if an over-current condition has occurred. 6 PGND Power ground. 7 PGATE Gate Drive output for the external PFET. PGATE swings between VIN and VIN-5V. 8 VIN Power supply input pin.
www.ti.com
2 Submit Documentation Feedback Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LM3489 LM3489-Q1
www.ti.com
LM3489
LM3489-Q1
SNVS443B –MAY 2006–REVISED FEBRUARY 2013
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings

(1)
VIN Voltage 0.3V to 36V PGATE Voltage 0.3V to 36V FB Voltage 0.3V to 5V
ISENSE Voltage
1.0V to 36V
-1V (<100ns) ADJ Voltage 0.3V to 36V EN Voltage
(2)
0.3V to 6V Maximum Junction Temperature 150°C Power Dissipation, TA= 25°C ESD Susceptibility Human Body Model
(3)
(4)
417mW
2kV
Lead Temperature Vapor Phase (60 sec.) 215°C
Infrared (15 sec.) 220°C
Storage Temperature 65°C to 150°C
(1) Absolute maximum ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the
device is intended to be functional, but device parameter specifications may not be ensured. For specifications and test conditions, see the Electrical Characteristics.
(2) This pin is internally pulled high and clamped at 8V typical. The absolute maximum and operating maximum rating specifies the input
level allowed for an external voltage source applied to this pin without triggering the internal clamp with margin.
(3) The maximum allowable power dissipation is a function of the maximum junction temperature, T
resistance, θJA= 240°C/W, and the ambient temperature, TA. The maximum allowable power dissipation at any ambient temperature is calculated using: P
(4) The human body model is a 100 pF capacitor discharged through a 1.5kΩ resistor into each pin. The machine model is a 200pF
D_MAX
= (T
- TA)/θJA. Exceeding the maximum allowable power dissipation will cause excessive die temperature.
J_MAX
, the junction-to-ambient thermal
J_MAX
capacitor discharged directly into each pin. MIL-STD-883 3015.7

Operating Ratings

(1)
Supply Voltage Range (VIN) 4.5V to 35V EN Voltage (maximum)
(2)
5.5V
Operating Junction Temperature (TJ) 40°C to +125°C
(1) Absolute maximum ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the
device is intended to be functional, but device parameter specifications may not be ensured. For specifications and test conditions, see the Electrical Characteristics.
(2) This pin is internally pulled high and clamped at 8V typical. The absolute maximum and operating maximum rating specifies the input
level allowed for an external voltage source applied to this pin without triggering the internal clamp with margin.
Copyright © 2006–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: LM3489 LM3489-Q1
LM3489 LM3489-Q1
SNVS443B –MAY 2006–REVISED FEBRUARY 2013

Electrical Characteristics

(1)(2)
Specifications in Standard type face are for TJ= 25°C, and in bold type face apply over the full Operating Temperature Range (TJ= 40°C to +125°C). Unless otherwise specified, VIN= 12V, V
= VIN− 1V, and V
ISNS
= VIN− 1.1V. Datasheet
ADJ
min/max specification limits are specified by design, test, or statistical analysis.
Symbol Parameter Test Conditions Min Typ Max Unit
I
SHDN
V
EN
V
EN_HYST
I
Q
V
FB
(3)
V
HYST
V
CL_OFFSET
I
CL_ADJ
T
CL
R
PGATE
I
PGATE
(4)
I
FB
T
ONMIN_NOR
T
ONMIN_CL
%VFB/ΔV
Shutdown input supply current EN = 0V 7 15 µA Enable threshold voltage Enable rising 1.15 1.5 1.85 V Enable threshold hysteresis 130 mV Quiescent Current at ground pin FB = 1.5V (Not Switching) 280 400 µA Feedback Voltage 1.223 1.239 1.255 V
1.214 1.264
Comparator Hysteresis 10 15 mV
14 20
Current limit comparator offset VFB= 1.0V -20 0 +20 mV Current limit ADJ current source VFB= 1.5V 3.0 5.5 7.0 µA Current limit one shot off time V
= 11.5V 6 9 14 µs
ADJ
V
= 11.0V
ISNS
VFB= 1.0V
Driver resistance Source 5.5
I
SOURCE
= 100mA
Sink 8.5 I
= 100mA
SINK
Driver Output current Source 0.44 A
VIN= 7V, PGATE = 3.5V Sink 0.1
VIN = 7V, PGATE = 3.5V FB pin Bias Current VFB= 1.0V 300 750 nA Minimum on time in normal V
operation C Minimum on time in current limit V
Feedback Voltage Line Regulation 4.5 VIN≤ 35V 0.01 %/V
IN
= V
ISNS
ADJ
on OUT = 1000pF
load
= V
ISNS
VFB= 1.0V
C
ADJ
on OUT = 1000pF
load
+ 0.1V 100 ns
(5)
- 0.1V 200 ns
(5)
www.ti.com
(1) All limits are specified at room temperature (standard type face) and at temperature extremes (bold type face). All room temperature
limits are 100% tested. All limits at temperature extremes are specified via correlation using standard Statistical Quality Control (SQC)
methods. All limits are used to calculate Average Outgoing Quality Level (AOQL). (2) Typical numbers are at 25°C and represent the most likely norm. (3) The VFBis the trip voltage at the FB pin when PGATE switches from high to low. (4) Bias current flows out from the FB pin. (5) A 1000pF capacitor is connected between VINand PGATE.
4 Submit Documentation Feedback Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LM3489 LM3489-Q1
-40
-20 0 20 40 60 80 100 140 JUNCTION TEMPERATURE (°C)
120
2
6
10
14
18
V
HYST
(mV)
I
OUT
= 0
VIN = 12V
-40
-20 0 20 40 60 80 100 140 JUNCTION TEMPERATURE (°C)
120
4.5
5
5.5
6
6.5
I
CL_ADJ
(PA)
VFB = 1.5V
4.5V
18V
35V
1.214
1.224
1.234
1.244
1.254
1.264
-40
-20 0 20 40 60 80 100 140
JUNCTION TEMPERATURE (°C)
V
FB
(V)
120
I
OUT
= 200 mA
18V
35V
12V
4.5V
0 10 20 30 40
2
6
10
14
16
V
HYST
(mV)
VIN (V)
I
OUT
= 0
TJ = 25°C
0 10 20 30 40
0
3
6
9
12
15
I
IN
(PA)
VIN (V)
VFB = 1.5V, VEN = 5.5V
-40°C
25°C
125°C
0 10 20 30 40
0
100
200
300
400
500
I
IN
(
P
A
)
VIN (V)
VFB = 1.5V, VEN = 5.5V
-40°C
25°C
125°C
www.ti.com
LM3489
LM3489-Q1
SNVS443B –MAY 2006–REVISED FEBRUARY 2013

Typical Performance Characteristics

All curves taken at VIN = 12V with configuration in Design Information. TJ= 25°C, unless otherwise specified.
Quiescent Current vs Input Voltage Shutdown Current vs Input Voltage
Figure 2. Figure 3.
Feedback Voltage vs Temperature Feedback Voltage Hysteresis vs Input Voltage
Feedback Voltage Hysteresis vs Temperature Current Limit ADJ Current vs Temperature
Copyright © 2006–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Figure 4. Figure 5.
Figure 6. Figure 7.
Product Folder Links: LM3489 LM3489-Q1
0 0.2 0.4 0.6 0.8 1
0
2
4
6
8
10
OPERATING ON TIME (Ps)
LOAD CURRENT (A)
VIN = 12V
VIN = 6V
VIN = 24V
0 40
0
100
200
300
400
500
600
OPERATING FREQUENCY (kHz)
VIN (V)
10 20 30
L = 10 PH
L = 15 PH
L = 22 PH
V
OUT
= 3.3V
I
OUT
= 500 mA
Cff = 100 pF
-40 -10 20 50 80 110 140
JUNCTION TEMPERATURE, TJ (°C)
40
60
80
100
120
140
160
T
ONMIN_NOR
(ns)
VIN = 4.5V
VIN = 24V
VIN = 12V
-40 -10 20 50 80 110 140 JUNCTION TEMPERATURE, TJ (oC)
100
150
200
250
300
T
ONMIN_CL
(ns)
VIN = 12V
VIN = 4.5V
VIN = 24V
-40 -10 20 50 80 110 140
JUNCTION TEMPERATURE, TJ (°C)
8
8.5
9
9.5
10
T
CL
(Ps)
VIN = 12V
VIN = 4.5V
VIN = 24V
VIN = 35V
0 40
3
3.5
4
4.5
5
5.5
6
V
IN
-V
PGATE
(V)
VIN (V)
10 20 30
-40°C
25°C
125°C
LM3489 LM3489-Q1
SNVS443B –MAY 2006–REVISED FEBRUARY 2013
Typical Performance Characteristics (continued)
All curves taken at VIN = 12V with configuration in Design Information. TJ= 25°C, unless otherwise specified.
Current Limit One Shot OFF Time vs Temperature VIN- V
Figure 8. Figure 9.
Minimum ON Time vs Temperature (Normal Operation) Minimum ON Time vs Temperature (Current Limit)
PGATE
vs V
IN
www.ti.com
Operating ON Time vs Load Current Operating Frequency vs Input Voltage
6 Submit Documentation Feedback Copyright © 2006–2013, Texas Instruments Incorporated
Figure 10. Figure 11.
Figure 12. Figure 13.
Product Folder Links: LM3489 LM3489-Q1
V
OUT
RIPPLE
(50 mVac/Div)
Switch Node Voltage, VD1 (10V/Div)
IL (1A/Div)
TIME (2 Ps/DIV)
0.0 0.2 0.4 0.6 0.8 1.0 1.2
OUTPUT CURRENT (A)
40
50
60
70
80
90
100
EFFICIENCY (%)
L = 22 PH R1 = 60.7k R2 = 20k
VIN = 24V
VIN = 12V
0.0 0.2 0.4 0.6 0.8 1.0 1.2
OUTPUT CURRENT (A)
-3.0
-2.0
-1.0
0.0
1.0
2.0
3.0
'V
OUT
(%)
VIN = 24V
VIN = 12V
L = 22 PH R1 = 60.7k R2 = 20k
0.0 0.2 0.4 0.6 0.8 1.0 1.2
OUTPUT CURRENT (A)
40
50
60
70
80
90
100
EFFICIENCY (%)
VIN = 4.5V
VIN = 24V
VIN = 12V
0.0 0.2 0.4 0.6 0.8 1.0 1.2
OUTPUT CURRENT (A)
-3.0
-2.0
-1.0
0.0
1.0
2.0
3.0
'V
OUT
(%)
VIN = 4.5V
VIN = 24V
VIN = 12V
www.ti.com
SNVS443B –MAY 2006–REVISED FEBRUARY 2013
Typical Performance Characteristics (continued)
All curves taken at VIN = 12V with configuration in Design Information. TJ= 25°C, unless otherwise specified.
LM3489
LM3489-Q1
Efficiency vs Load Current V
(V
= 3.3V, L = 22µH) (V
OUT
Figure 14. Figure 15.
Efficiency vs Load Current (V
= 5V, L = 22µH) V
OUT
Regulation vs Load Current
OUT
Regulation vs Load Current (V
OUT
= 3.3V, L = 22µH)
OUT
= 5V, L = 22µH)
OUT
Copyright © 2006–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Figure 16. Figure 17.
Power Up (No Load, C
Figure 18. Figure 19.
= 1nF) (VIN= 12V, V
ADJ
Product Folder Links: LM3489 LM3489-Q1
Continuous Mode Operation
OUT
= 3.3 V, I
OUT
= 500mA)
V
OUT
RIPPLE
(20 mVac/Div)
Switch Node Voltage, VD1 (10V/Div)
IL (500 mA/Div)
TIME (4 Ps/DIV)
LM3489 LM3489-Q1
SNVS443B –MAY 2006–REVISED FEBRUARY 2013
Typical Performance Characteristics (continued)
All curves taken at VIN = 12V with configuration in Design Information. TJ= 25°C, unless otherwise specified.
Discontinuous Mode Operation Load Transient
(VIN= 12V, V
OUT
=3.3 V, I
= 50mA) (V
OUT
= 3.3 V, 50 mA - 500 mA Load)
OUT
Figure 20. Figure 21.
www.ti.com
Enable Transient Shutdown Transient
(V
= 3.3 V, 500 mA Loaded) (V
OUT
= 3.3 V, 500 mA Loaded)
OUT
Figure 22. Figure 23.
8 Submit Documentation Feedback Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LM3489 LM3489-Q1
Loading...
+ 18 hidden pages