Table Index ............................................................................................................................................... 5
Figure Index .............................................................................................................................................. 6
TABLE 9: PIN DEFINITION OF USB INTERFACE ........................................................................................... 30
TABLE 10: PIN DEFINITION OF UART INTERFACES ..................................................................................... 32
TABLE 11: PIN DEFINITION OF USIM INTERFACE ........................................................................................ 36
TABLE 12: PIN DEFINITION OF ADC INTERFACE ......................................................................................... 38
TABLE 13: RI SIGNAL STATUS ........................................................................................................................ 38
TABLE 14: MODULE STATUS INDICATED BY NETLIGHT ............................................................................. 39
TABLE 15: PIN DEFINITION OF NB-IOT ANTENNA INTERFACE ................................................................... 40
RoHS All hardware components are fully compliant with EU RoHS directive
NOTES
1)
1.
Within operation temperature range, the module is 3GPP compliant.
2)
2.
Within extended temperature range, the module remains the ability to establish and maintain an
SMS*, data transmission, etc. There is no unrecoverable malfunction. There are also no effects on
radio spectrum and no harm to radio network. Only one or more parameters like P
might reduce in
out
their value and exceed the specified tolerances. When the temperature returns to normal operation
temperature levels, the module will meet 3GPP specifications again.
3. "*" means under development.
2.3. Functional Diagram
The following figure shows a block diagram of BC66-NA and illustrates the major functional parts.
Radio frequency
Baseband
Power management
Peripheral interfaces
BC66-NA_Hardware_Design 15 / 59
LPWA Module Series
BC66-NA Hardware Design
Figure 1: Functional Diagram
NOTE
“*” means under development.
2.4. Development Board
Quectel provides a complete set of development tools to facilitate the use and testing of BC66-NA module.
The development tool kit includes the TE-B board, USB cable, antenna and other peripherals. For more
details, please refer to document [1].
BC66-NA_Hardware_Design 16 / 59
LPWA Module Series
BC66-NA Hardware Design
3Application Interfaces
3.1. General Description
BC66-NA is equipped with a total of 58 pins, including 44 LCC pins and 14 LGA pins. The subsequent
chapters will provide detailed descriptions of the following functions/pins/interfaces:
PSM
Power Supply
PWRKEY
RESET
USB Interface
UART Interfaces
USIM Interface
ADC Interface*
RI Behaviors
Network Status Indication
NOTE
“*” means under development. B26 was disabled in software configuration for FCC version.
BC66-NA_Hardware_Design 17 / 59
LPWA Module Series
BC66-NA Hardware Design
3.2. Pin Assignment
VBAT_BB
RESERVED
VBAT_RF
42
43
44
GND14GND
40
41
TXD_DBG
39
GND
37
GND
36
RXD_DBG
38
15
RESET
SIM_VDD
Figure 2: Pin Assignment
NOTES
1. Keep all reserved pins unconnected.
2. “*” means under development.
USB_DP
VUSB_3V3
16
17
18
TXD
RXD
NETLIGHT
USB_DM
19
20
RI
PSM_EINT
21
22
RESERVED
RESERVED
BC66-NA_Hardware_Design 18 / 59
LPWA Module Series
BC66-NA Hardware Design
3.3. Pin Description
Table 3: I/O Parameters Definition
Type Description
AI Analog input
AO Analog output
DI Digital input
DO Digital output
IO Bidirectional
PI Power input
PO Power output
Table 4: Pin Description
Power Supply
Pin Name Pin No. I/O Description DC Characteristics Comment
Power supply for
VBAT_BB 42 PI
the module’s
baseband part
Power supply for
VBAT_RF 43 PI
the module’s RF
part
Vmax=3.63V
Vmin=2.1V
Vnorm=3.3V
Vmax=3.63V
Vmin=2.1V
Vnorm=3.3V
No voltage output in
PSM mode.
It is intended to supply
VDD_
EXT
24 PO
1.8V output
power supply
Vnorm=1.8V
power for the module’s
pull-up circuits, and is
thus not recommended
to be used as the
power supply for
external circuits.
1, 27, 34,
GND
36, 37, 40,
GND
41
BC66-NA_Hardware_Design 19 / 59
LPWA Module Series
BC66-NA Hardware Design
Power Key Interface
Pin Name Pin No. I/O Description DC Characteristics Comment
Pull down
PWRKEY 7 DI
PWRKEY to turn
on the module
V
max=0.3*VBAT
IL
V
min=0.7*VBAT
IH
Reset Interface
Pin Name Pin No. I/O Description DC Characteristics Comment
RESET 15 DI Reset the moduleActive low.
PSM_EINT Interface
Pin Name Pin No. I/O Description DC Characteristics Comment
Dedicated
external interrupt
PSM_EINT 19 DI
pin.
Used to wake up
the module from
PSM.
Network Status Indication
Pin Name Pin No. I/O Description DC Characteristics Comment
NETLIGHT 16 DO
Network status
indication
ADC Interface
Pin Name Pin No. I/O Description DC Characteristics Comment
General purpose
ADC0* 9 AI
analog to digital
converter
Voltage range:
0V~1.4V
interface
Main UART Port
Pin Name Pin No. I/O Description DC Characteristics Comment
RXD 18 DI Receive data
1.8V power domain.
TXD 17 DO Transmit data
Auxiliary UART Port
BC66-NA_Hardware_Design 20 / 59
LPWA Module Series
BC66-NA Hardware Design
Pin Name Pin No. I/O Description DC Characteristics Comment
RXD_AUX 28 DI Receive data
1.8V power domain.
TXD_AUX 29 DO Transmit data
Debug UART Port
Pin Name Pin No. I/O Description DC Characteristics Comment
RXD_DBG 38 DI Receive data
1.8V power domain.
TXD_DBG 39 DO Transmit data
Ringing Signal
Pin Name Pin No. I/O Description DC Characteristics Comment
RI 20 DO
Ring indication
signal
1.8V power domain.
USIM Interface
Pin Name Pin No. I/O Description DC Characteristics Comment
SIM_VDD 14 DO
SIM_RST 12 DO
SIM_DATA 11 IO
SIM_CLK 13 DO
USIM card
power supply
USIM card reset
signal
USIM card data
signal
USIM card clock
signal
Vnorm=1.8V
V
max=0.15×SIM_VDD
OL
V
min=0.85×SIM_VDD
OH
V
max=0.25×SIM_VDD
IL
min=0.75×SIM_VDD
V
IH
V
max=0.15×SIM_VDD
OL
min=0.85×SIM_VDD
V
OH
V
max=0.15×SIM_VDD
OL
V
min=0.85×SIM_VDD
OH
Specified
SIM_GND 10 GND
ground for USIM
card
Antenna Interface
Pin Name Pin No. I/O Description DC Characteristics Comment
RF_ANT 35 IO
RF antenna
interface
50Ω characteristic
impedance
USB Interface
Pin Name Pin No. I/O Description DC Characteristics Comment
BC66-NA_Hardware_Design 21 / 59
LPWA Module Series
BC66-NA Hardware Design
Pull down the pin
USB_MODE 47 DI
to achieve USB
download
function
VUSB_3V3 49 PI
USB_DP 50 IO
USB power
supply
USB differential
data (+)
Vnorm=3.3V
Conform to USB 1.1
specifications.
Request 90 Ω
USB_DM 51 IO
USB differential
data (-)
differential
impedance.
Reserved Pins
Pin Name Pin No. I/O Description DC Characteristics Comment
2~6, 8,
21~23,
RESERVED
25, 26,
30~33,
44~46,
Keep these pins
unconnected.
48,
52~58
NOTES
1. Keep all unused pins unconnected.
2. “*” means under development. B26 was disabled in software configuration for FCC version.
3.4. Operating Modes
The following table briefly describes the three operating modes of the module.
Table 5: Overview of Operating Modes
Mode Description of Operating Modes
In connected mode, the module is in “Active” status. All functions of the
Normal
Operation
Connected
module are available and all processors are active; radio transmission
and reception can be performed. Transitions to idle mode or PSM can
be initiated in connected mode.
BC66-NA_Hardware_Design 22 / 59
LPWA Module Series
BC66-NA Hardware Design
In idle mode, the module is in “Light Sleep” status and network
Idle
connection is maintained in DRX/eDRX state; paging messages can be
received. Transitions to connected mode or PSM can be initiated in idle
mode.
In PSM, the module is in “Deep Sleep” status and only the 32kHz RTC
PSM
is working. CPU is powered off; the network is disconnected and thus
cannot receive downlink data. Transitions to connected mode can be
initiated in PSM.
Connected
CPU
Active
Software
control
Software control
1. RTC event
2. PSM_EINT
PSM
Deep Sleep
Only 32KH z RTC is
CPU
act ive
Idle
CPU
Light Sleep
Figure 3: Module Operating Modes
3.5. Power Saving Mode (PSM)
Based on system performance, the module consumes an ultra-low current (typically 3.5μA power
consumption) in PSM. PSM is designed to reduce power consumption of the module and improve battery
life. The following figure shows the power consumption of the module in different modes.
BC66-NA_Hardware_Design 23 / 59
LPWA Module Series
BC66-NA Hardware Design
Transmission
Power Consumption
Reception
Idle
PSM
Idle
T3324
UE inactive time
T3412
TAU
Figure 4: Module Power Consumption in Different Modes
The procedure for entering PSM is as follows: the module requests to enter PSM in “ATTACH REQUEST”
message during attach/TAU (Tracking Area Update) procedure. Then the network accepts the request
and provides an active time value (T3324) to the module and the mobile reachable timer starts. When the
T3324 timer expires, the module enters PSM for duration of T3412 (periodic TAU timer). Please note that
the module cannot request PSM when it is establishing an emergency attachment or initializing the PDN
(Public Data Network) connection.
When the module is in PSM, it cannot be paged and stops access stratum activities such as cell
reselection, but T3412 is still active.
Either of the following methods can make the module exit from PSM:
After the T3412 timer expires, the module will exit PSM automatically.
Pulling down PSM_EINT (falling edge) will wake the module up from PSM. The timing of waking up
the module from PSM is illustrated below.
BC66-NA_Hardware_Design 24 / 59
LPWA Module Series
BC66-NA Hardware Design
Figure 5: Timing of Waking up Module from PSM
NOTE
Among all GPIO interrupts, only the dedicated external interrupt pin PSM_EINT can successfully wake up
the module from PSM. The module cannot be woken up by any other general purpose GPIO interrupts.
3.6. Power Supply
3.6.1. Power Supply Pins
BC66-NA provides two VBAT pins for connection with an external power supply. The table below
describes the module's VBAT and ground pins.
Table 6: Power Supply Pins
Pin Name Pin No. Description Min. Typ. Max. Unit
Power supply for the
VBAT_BB 42
VBAT_RF 43
GND
1, 27, 34,
36, 37, 40, 41
module’s baseband
part
Power supply for the
module’s RF part
GND
2.1 3.3 3.63 V
2.1 3.3 3.63 V
BC66-NA_Hardware_Design 25 / 59
LPWA Module Series
BC66-NA Hardware Design
3.6.2. Reference Design for Power Supply
Power design for a module is critical to its performance. It is recommended to use a low quiescent current
LDO with output current capacity of 0.5A as the power supply for BC66-NA. A Li-MnO2/2S alkaline battery
can also be used as the power supply. The supply voltage of the module ranges from 2.1V to 3.63V.
When the module is working, please make sure its input voltage will never drop below 2.1V; otherwise the
module will be abnormal.
For better power performance, it is recommended to place a 100uF tantalum capacitor with low ESR
(ESR=0.7Ω) and three ceramic capacitors (100nF, 100pF and 22pF) near the VBAT pins. Also, it is
recommended to add a TVS diode on the VBAT trace (near VBAT pins) to improve surge voltage
withstand capability. In principle, the longer the VBAT trace is, the wider it should be. A reference circuit
for power supply is illustrated in the following figure.
Figure 6: Reference Circuit for Power Supply
3.7. Power up/Power down Scenarios
3.7.1. Turn on
BC66-NA will be powered up after driving the PWRKEY pin to a low level voltage for at least 500ms.
Table 7: PWRKEY Pin
Pin Name Pin No. Description PWRKEY Pull-down Time
PWRKEY 7
Pull down PWRKEY to power
up the module
≥500ms
BC66-NA_Hardware_Design 26 / 59
LPWA Module Series
BC66-NA Hardware Design
It is recommended use an open drain/collector driver to control the PWRKEY. A simple reference circuit is
illustrated in the following figure.
Figure 7: Turn on the Module Using Driving Circuit
Another way to control the PWRKEY is using a button directly. When pressing the key, electrostatic strike
may generate from the finger. Therefore, a TVS component is indispensable to be placed nearby the
button for ESD protection. A reference circuit is shown in the following figure.
Figure 8: Turn on the Module Using Keystroke
The power up timing is illustrated in the following figure.
Figure 9: Power up Timing
BC66-NA_Hardware_Design 27 / 59
LPWA Module Series
BC66-NA Hardware Design
NOTE
PWRKEY cannot be pulled down all the time, otherwise the module will not be able to enter into PSM.
3.7.2. Turn off
BC66-NA can be powered off though any of the following methods:
Power off by AT+QPOWD=0.
In emergent conditions, the module can be powered off through disconnecting VBAT power supply.
The module will be powered off automatically when VBAT drops below 2.1V.
Figure 10: Power down Timing (Power off by AT Command)
Figure 11: Power down Timing (Power off by Disconnecting VBAT)
BC66-NA_Hardware_Design 28 / 59
LPWA Module Series
BC66-NA Hardware Design
3.7.3. Reset the Module
Driving the RESET pin to a low level voltage for at least 50ms will reset the module.
Table 8: Reset Pin
Pin Name Pin No. Description Reset Pull-down Time
RESET 15
Reset the module.
Active low.
≥50ms
The recommended circuits of resetting the module are shown below. An open drain/collector driver or
button can be used to control the RESET pin.
Figure 12: Reference Circuit of RESET by Using Driving Circuit
Figure 13: Reference Circuit of RESET by Using Button
The reset scenario is illustrated in the following figure.
BC66-NA_Hardware_Design 29 / 59
LPWA Module Series
BC66-NA Hardware Design
Figure 14: Reset Timing
3.8. USB Interface
The USB interface of BC26 module conforms to USB 1.1 specifications and supports full speed (12Mbps)
mode. The interface can be used for software debugging and software upgrading, and supports USB
serial driver under Windows/Linux operating systems.
The following table is the pin definition of USB interface:
Table 9: Pin Definition of USB Interface
Pin Name Pin No. I/O Description Note
USB_MODE 47 DI
Pull down the pin to achieve USB
download function
VUSB_3V3 49 PI USB power supply Vnorm=3.3V
USB_DP 50 IO USB differential data (+)
Conform to USB 1.1
specifications.
USB_DM 51 IO USB differential data (-)
Require 90Ω differential
impedance.
BC66-NA_Hardware_Design 30 / 59
LPWA Module Series
BC66-NA Hardware Design
The following is a reference design of USB interface:
Module
VUSB_3V3
USB_DM
USB_DP
GND
3.3V
ESD Array
PC
USB_DM
USB_DP
GND
Figure 15: USB Interface Reference Design
In the circuit design of USB interface, in order to ensure the performance of USB, the following principles
are suggested in the circuit design:
It is important to route the USB signal traces as differential pairs with total grounding. The impedance
of USB differential trace is 90Ω.
Do not route signal traces under power supply, RF signal traces and other sensitive signal traces. It is
important to route the USB differential traces in inner-layer with ground shielding on not only upper
and lower layers but also right and left sides.
Pay attention to the influence of junction capacitance of ESD protection components on USB data
lines. Typically, the capacitance value should be less than 3pF.
Keep the ESD protection components as close to the USB connector as possible.
NOTES
1. USB_MODE must be pulled down so as to realize USB download function.
2. When the USB interface is used for log capturing, the module will not be able to enter PSM.
3. When using USB function of the module, an external 3.3V power supply should be provided.
3.9. UART Interfaces
The module provides three UART ports: main UART port, debug UART port and auxiliary UART port. The
module is designed as DCE (Data Communication Equipment), following the traditional DCE-DTE (Data
Terminal Equipment) connection.
BC66-NA_Hardware_Design 31 / 59
LPWA Module Series
BC66-NA Hardware Design
Table 10: Pin Definition of UART Interfaces
Interface Pin Name Pin No.Description Comment
TXD 17 Send data to RXD of DTE
Main UART Port
RXD 18 Receive data from TXD of DTE
RXD_DBG 38 Receive data from TXD of DTE
Debug UART Port
TXD_DBG 39 Send data to RXD of DTE
1.8V power
domain
RXD_AUX 28 Receive data from TXD of DTE
Auxiliary UART Port
TXD_AUX 29 Send data to RXD of DTE
Ring indication signal (when there is a
Ring Indication Signal RI 20
SMS or URC output, the module will
inform DTE with the RI pin)
NOTE
When the module enters idle mode with a fixed baud rate, please send AT via UART to wake up the
module first before sending other AT commands.
3.9.1. Main UART Port
The main UART port supports AT command communication, data transmission and firmware upgrade.
By default, the module is in auto-baud mode and it supports automatic baud rates not exceeding
115200bps. When powering on the module, the MCU has to send AT command consecutively to
synchronize baud rate with the module. When OK is returned, it indicates the baud rate has been
synchronized successfully. When the module is woken up from PSM or idle mode, the baud rate
synchronized during start-up will be used directly.
When the port is used for firmware upgrade, the baud rate is 921600bps by default.
The figure below shows the connection between DCE and DTE.
BC66-NA_Hardware_Design 32 / 59
LPWA Module Series
BC66-NA Hardware Design
Figure 16: Reference Design for Main UART Port
3.9.2. Debug UART Port
Through debug tools, the debug UART port can be used to output logs for firmware debugging. Its baud
rate is 115200bps by default. The following is a reference design of debug UART port.
Figure 17: Reference Design of Debug UART Port
3.9.3. Auxiliary UART Port
The auxiliary UART port is designed as a general purpose UART for communication with DTE. It also
supports log output for firmware debugging, and hardware flow control*. Its baud rate is 115200bps by
default. The following is a reference design of auxiliary UART port.
BC66-NA_Hardware_Design 33 / 59
LPWA Module Series
BC66-NA Hardware Design
Figure 18: Reference Design of Auxiliary UART Port
3.9.4. UART Application
The module provides 1.8V UART interfaces. A level translator should be used if the application is
equipped with a 3.3V UART interface. A level translator TXS0108EPWR provided by Texas Instruments
(please visit http://www.ti.com
reference design.
for more information) is recommended. The following figure shows a
Module
VDD_EXT
0.1uF
RXD
TXD
RXD_DBG
TXD_DBG
RXD_AUX
TXD_AUX
RIGPIO
GNDGND
51K51K
VCCAVCCB
OE
A1
A2
A3
A4
A5
A6
A7
A8
Translator
GND
B1
B2
B3
B4
B5
B6
B7
B8
0.1uF
VDD
TXD
RXD
TXD_DBG
RXD_DBG
TXD_AUX
RXD_AUX
DTE
Figure 19: Reference Circuit with Voltage Level Translator Chip
Another example with transistor translation circuit is shown as below. The circuit design of dotted line
section can refer to the design of solid line section, in terms of both module input and output circuit
designs, but please pay attention to the direction of connection.
BC66-NA_Hardware_Design 34 / 59
LPWA Module Series
BC66-NA Hardware Design
4.7K
1nF
1nF
4.7K
VDD_EXT
DTE
TXD
RXD
10K
VCC_DTE
TXD_DBG
RXD_DBG
TXD_AUX
RXD_AUX
GPIO
Module
RXD_DBG
TXD_DBG
RXD_AUX
TXD_AUX
VDD_EXT
10K
RXD
TXD
VDD_EXT
RI
GNDGND
Figure 20: Reference Circuit with Transistor Circuit
The following circuit shows a reference design for the communication between the module and a PC with
standard RS-232 interface. Please make sure the I/O voltage of level shifter which connects to module is
1.8V.
Module
TXD
RXD
GND
C1+
C1-
C2+
C2-
T1IN
T2IN
T3IN
RI
Level Shifter
(1.8V~3.3V)
T4IN
T5IN
/R1OUT
R1OUT
R2OUT
R3OUT
RS-232
Transceiver
V+
GND
VCC
T2OUT
T1OUT
T5OUT
T3OUT
T4OUT
R1IN
R2IN
R3IN
GND
GND
3.3V
V-
GND
To PC Main Serial Port
6
7
8
9
1
2
3
4
5
GND
Figure 21: Sketch Map for RS-232 Interface Match
Please visit vendors’ websites to select a suitable RS-232 transceiver, such as: http://www.exar.com
http://www.maximintegrated.com
.
and
BC66-NA_Hardware_Design 35 / 59
LPWA Module Series
BC66-NA Hardware Design
NOTES
1. Transistor circuit solution is not suitable for applications with high baud rates exceeding 460Kbps.
2. “ ” represents the test point of UART interfaces. It is also recommended to reserve the test points of
VBAT and PWRKEY, for convenient firmware upgrade and debugging when necessary.
3. “*” means under development.
3.10. USIM Interface
The module provides a USIM interface compliant to ISO/IEC 7816-3, enabling the module to access to an
external 1.8V USIM card.
The external USIM card is powered by an internal regulator in the module and supports 1.8V power
supply.
Table 11: Pin Definition of USIM Interface
Pin Name Pin No. Description Comment
SIM_VDD 14 Power supply for USIM card
Voltage accuracy: 1.8V±5%.
Maximum supply current: about 60mA.
SIM_CLK 13 Clock signal of USIM card
SIM_DATA 11 Data signal of USIM card
SIM_RST 12 Reset signal of USIM card
SIM_GND 10 Specified ground for USIM card
A reference circuit design for USIM interface with a 6-pin USIM card connector is illustrated below.
BC66-NA_Hardware_Design 36 / 59
LPWA Module Series
BC66-NA Hardware Design
Figure 22: Reference Circuit for USIM Interface with a 6-pin USIM Card Connector
For more information of USIM card connector, please visit http://www.amphenol.com
http://www.molex.com
.
or
In order to enhance the reliability and availability of USIM card in application, please follow the criteria
below in USIM circuit design:
Keep the placement of USIM card connector as close as possible to the module. Keep the trace
length as less than 200mm as possible.
Keep USIM card signals away from RF and VBAT traces.
Assure the trace between the ground of module and that of USIM card connector is short and wide.
Keep the trace width of ground no less than 0.5mm to maintain the same electric potential. The
decouple capacitor between SIM_VDD and GND should be not more than 1μF and be placed close
to the USIM card connector.
To avoid cross talk between SIM_DATA and SIM_CLK, keep them away from each other and shield
them separately with surrounded ground.
In order to offer good ESD protection, it is recommended to add a TVS diode array. For more
information of TVS diode, please visit http://www.onsemi.com
. The ESD protection device should be
placed as close to USIM card connector as possible, and make sure the USIM card signal lines go
through the ESD protection device first and then to the module. The 22Ω resistors should be
connected in series between the module and the USIM card connector so as to suppress EMI
spurious transmission and enhance ESD protection. Please note that the USIM peripheral circuit
should be close to the USIM card connector.
Place the RF bypass capacitors (33pF) close to the USIM card connector on all signal traces to
improve EMI suppression.
BC66-NA_Hardware_Design 37 / 59
LPWA Module Series
BC66-NA Hardware Design
3.11. ADC Interface*
The module provides a 10-bit ADC input channel to read the voltage value. The interface is available in
active mode, and has to be woken up first to ensure availability in sleep modes.
Table 12: Pin Definition of ADC Interface
Pin Name Pin No. Description Sample Range
ADC0* 9 Analog to digital converter interface 0V ~ 1.4V
NOTE
“*” means under development.
3.12. RI Behaviors
When there is a message received or URC output, the module will notify DTE through RI pin.
Table 13: RI Signal Status
Module Status RI Signal Level
Idle RI keeps in high level
SMS
URC
When an SMS is received, RI outputs 120ms low pulse first and then changes to
high level and starts data output.
When URC is incoming, RI outputs 120ms low pulse first and then changes to
high level and starts data output.
BC66-NA_Hardware_Design 38 / 59
LPWA Module Series
BC66-NA Hardware Design
Output data
HIGH
LO W
RI
idl e
A UR C or SMS me ssage is rec eived
120ms
Figure 23: Behaviors of RI When a URC or SMS Message is Received
3.13. Network Status Indication
The NETLIGHT signal can be used to indicate the network status of the module. The following table
illustrates the module status indicated by NETLIGHT.
Table 14: Module Status Indicated by NETLIGHT
NETLIGHT Level Module Status
Always Low (LED OFF) The module is not working or in idle/PSM mode
64ms High (LED ON)/800ms Low (LED OFF) Network searching
64ms High (LED ON)/2000ms Low (LED OFF) Network connected
A reference circuit is shown as below.
Figure 24: Reference Design of NETLIGHT
BC66-NA_Hardware_Design 39 / 59
LPWA Module Series
BC66-NA Hardware Design
4Antenna Interface
The pin 35 is the RF antenna pad. The antenna port has an impedance of 50Ω.
4.1. Pin Definition
Table 15: Pin Definition of NB-IoT Antenna Interface
Pin Name Pin No. Description
RF_ANT 35 RF antenna interface
GND 34, 36, 37 Ground
4.2. Operating Frequencies
Table 16: Module Operating Frequencies
Frequency Band Receiving Frequency Transmitting Frequency
B1 2110MHz~2170MHz 1920MHz~1980MHz
B2 1930MHz~1990MHz 1850MHz~1910MHz
B3 1805MHz~1880MHz 1710MHz~1785MHz
B4 2110MHz~2155MHz 1710MHz~1755MHz
B5 869MHz~894MHz 824MHz~849MHz
B8 925MHz~960MHz 880MHz~915 MHz
B12 729MHz~746MHz 699MHz~716MHz
B13 746MHz~756MHz 777MHz~787MHz
BC66-NA_Hardware_Design 40 / 59
LPWA Module Series
BC66-NA Hardware Design
B17 734MHz~746MHz 704MHz~716MHz
B18 860MHz~875MHz 815MHz~830MHz
B19 875MHz~890MHz 830MHz~845MHz
B20 791MHz~821MHz 832MHz~862MHz
B25 1930MHz~1995MHz 1850MHz~1915MHz
B26* 859MHz~894MHz 814MHz~849MHz
B28 758MHz~803MHz 703MHz~748MHz
B66 2110MHz~2200MHz 1710MHz~1780MHz
B71 617MHz~652MHz 663MHz~698MHz
B85 728MHz~746MHz 698MHz~716MHz
NOTE
“*” means under development.
4.3. RF Antenna Reference Design
BC66-NA provides an RF antenna pad for external NB-IoT antenna connection.
The RF trace on host PCB connected to the module’s RF antenna pad should be coplanar
waveguide or microstrip, whose characteristic impedance should be close to 50Ω.
BC66-NA comes with ground pads which are next to the antenna pad in order to give a better
grounding.
In order to achieve better RF performance, it is recommended to reserve a π type matching circuit
and place the π-type matching components (R1/C1/C2) as close to the antenna as possible. By
default, the capacitors (C1/C2) are not mounted and a 0Ω resistor is mounted on R1.
A reference design of the RF interface is shown as below.
BC66-NA_Hardware_Design 41 / 59
LPWA Module Series
BC66-NA Hardware Design
Figure 25: Reference Design of NB-IoT Antenna Interface
4.4. Reference Design of RF Layout
For user’s PCB, the characteristic impedance of all RF traces should be controlled as 50Ω. The
impedance of the RF traces is usually determined by the trace width (W), the materials’ dielectric constant,
the height between signal layer and reference ground (H), and the clearance between RF trace and
ground (S). Microstrip line or coplanar waveguide line is typically used in RF layout for characteristic
impedance control. The following are reference designs of microstrip line or coplanar waveguide line with
different PCB structures.
.
Figure 26: Microstrip Line Design on a 2-layer PCB
BC66-NA_Hardware_Design 42 / 59
LPWA Module Series
BC66-NA Hardware Design
Figure 27: Coplanar Waveguide Line Design on a 2-layer PCB
Figure 28: Coplanar Waveguide Line Design on a 4-layer PCB (Layer 3 as Reference Ground)
Figure 29: Coplanar Waveguide Line Design on a 4-layer PCB (Layer 4 as Reference Ground)
In order to ensure RF performance and reliability, the following principles should be complied with in RF
layout design:
BC66-NA_Hardware_Design 43 / 59
LPWA Module Series
BC66-NA Hardware Design
Use impedance simulation tool to control the characteristic impedance of RF traces as 50Ω.
The GND pins adjacent to RF pins should not be designed as thermal relief pads, and should be fully
connected to ground.
The distance between the RF pins and the RF connector should be as short as possible, and all the
right angle traces should be changed to curved ones.
There should be clearance area under the signal pin of the antenna connector or solder joint.
The reference ground of RF traces should be complete. Meanwhile, adding some ground vias around
RF traces and the reference ground could help to improve RF performance. The distance between
the ground vias and RF traces should be no less than two times the width of RF signal traces (2*W).
For more details, please refer to document [2].
4.5. Antenna Requirements
To minimize the loss on RF trace and RF cable, please pay attention to the antenna design. The following
tables show the requirements on NB-IoT antenna.
Table 17: Antenna Cable Insertion Loss Requirements