Features
■
Output clamping with fast recovery
■
0.0025% settling in 25ns (32ns max.)
■
Low power, 170mW
■
Low distortion. -50dBc at 20MHz
Applications
■
Output clamping applications
■
High-accuracy A/D systems (12-14 bits)
■
High-accuracy D/A converters
■
Pulse amplitude modulation systems
General Description
CLC502
Clamping, Low-Gain Op Amp with Fast 14-bit Settling
N
June 1999
CLC502
Clamping, Low-Gain Op Amp with Fast 14-bit Settling
Package Dimensions
Pinout
DIP & SOIC
© 1999 National Semiconductor Corporation http://www.national.com
Printed in the U.S.A.
The CLC502 is available in several versions to meet a variety of
requirements. A three-letter suffix deter mines the version:
CLC502AJP -40°C to +85°C 8-pin plastic DIP
CLC502AJE -40°C to +85°C 8-pin plastic SOIC
DESC SMD number: 5962-91743
CLC502 Electrical Characteristics
(Av= +2,Vcc= ±5V,RL= 100Ω,Rf= 250Ω,VH= +3V, VL= -3V)
Absolute Maximum Ratings Miscellaneous Ratings
http://www.national.com 2
Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are
determined from tested parameters.