![](/html/49/49df/49df28b3ddee4cde70b98d87da97081ecfc0ff0bbde6283855597face71af0a3/bg1.png)
8
7
6
5
4
3
2
1
Cover Sheet
Block Diagram
D D
MAIN CLOCK GEN & DDR CLOCK BUFFER
mPGA478-B INTEL CPU Sockets
MS-6533
VERSION:1.0
SIS 645/650 CHIPSET
Willamette/Northwood 478pin mPGA-B Processor Schematics
SIS 645/650 NORTH BRIDGE
DDR SLOT
DDR TERMINATOR
SIS 961A SOUTH BRIDGE
AGP SLOT
CPU:
C C
Willamette/Northwood mPGA-478B Processor
PCI SLOTS
LAN CONTROLLER
System Brookdale Chipset:
SIS 645/650 (North Bridge)
RJ45 CONNECTOR
IDE CONNECTOR
1
2
3
4 - 5
6 - 9
10
11
12 - 14
15
16
17
18
19
+961A (South Bridge)
USB CONNECTOR
On Board Chipset:
LPC Super I/O -- W83697HF
Expansion Slots:
B B
AGP2.0 SLOT * 1
PCI2.2 SLOT* 3
CNR SLOT * 1
AC'97 CODEC
AUDIO CONNECTOR
CNR & FAN
LPC I/O(W83697HF)
PARALLEL & SERIAL PORT
VRM 9.X
ACPI CONTROLLER
20
21
22
23
24
25
26
27
ATX POWER CON & VGA CON
FRONT PANEL
Decoupling Capacitor
History
A A
MICRO-STAR INT'L CO.,LTD.
Title
COVER PAGE
Size Document Number Rev
MS-6533 10
星期五, 十一月
8
7
6
5
4
3
Date: Sheet of
16, 2001
2
28
29
30
31
1 32
1
![](/html/49/49df/49df28b3ddee4cde70b98d87da97081ecfc0ff0bbde6283855597face71af0a3/bg2.png)
5
4
3
2
1
System Block Diagram
D D
GPIO_0
GPIO_1
GPIO_2
SOCKET-478
GPIO_3 EXTSMI#
GPIO_4 Pull-Down
GPIO_5 PREQ#5(Pull-Up)
GPIO_6
GPI_7 RESUME Pull-Down
Host Bus
Support Dual Monitor
VGA
D-SUB
C C
VGA Connector
AGP SLOT
VGA CONNECTOR
SIS645/650
VGA
DDR SDRAM
DIMM 1 DIMM 2
SSTL-2 Termination
(Only for DDR)
Rtt
GPI_8 RING
GPI_9
GPI_10
GPIO_11
GPIO_13
GPIO_14
GPIO_15
GPIO_16
GPIO_17
GPIO_18
GPIO_19
Support Max to six-PCI Devices
Lan
PCI SLOT 3 PCI SLOT 2 PCI SLOT 1
SiS961
IDE 1
B B
IDE 2
KEYBOARD
/MOUSE
PS/2
HyperZip
512 MB
LPC Bus
USB 0
USB 1
AC'97
Audio Codec
CNR
USB 2
USB 3
Analog In
Analog Out
GPIO_20
GPIO Table on SIS961
I/O
MAIN
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I
I RESERVED
I RESERVED
I/O RESUME
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
Pull-Down
MAIN
Pull-Down
THERM#
MAIN
MAIN
MAIN
MAIN
PGNT#5(Pull-Up)
MAIN
RESUME
RESUME
RESUME
RESERVED
Pull-DownGPIO_12 I/O RESUME
Flash Rom protection H: Disable, L: Enable
RESUME
RESUME
LAN_WAKE#
KBDAT
RESUME
KBCLK
RESUME
MSDAT
RESUME
MSCLK
RESUME
SMBCLK
RESUME
SMBDAT
RESUME
FAN1FAN
Legacy
ROM
A A
5
FAN CONTROL
2
LPC Super I/O
IR/CIR
GAME/MIDIGPIOs
4
VOLTAGE MONITOR
TEMPERATURE MONITOR
SERIAL PARALLEL FLOPPY
MICRO-STAR INT'L CO.,LTD.
Title
System Block Diagram
Size Document Number Rev
MS-6533 10
星期五, 十一月
3
2
Date: Sheet of
16, 2001
1
2 32
![](/html/49/49df/49df28b3ddee4cde70b98d87da97081ecfc0ff0bbde6283855597face71af0a3/bg3.png)
5
VCC3
L48
X_80_0805
D D
CE7
10u
C C
B B
10u
VCC2.5V
CE5
VCCP
+
CP24
CB178
0.1u
R207
10K
NPN-MBT3904LT1-S-SOT23
CP11 X_COPPER
CB126
0.1u
X_COPPER
VCC3
Q27
L28
X_80_0805
CB127
0.01u
CB177
0.1u
R219
10K
VCC3
CE11
10u
CB196
0.1u CB182
0.1u
VCC3
R218
10K
Q26
NPN-MBT3904LT1-S-SOT23
VCC3
CB87
0.1u
CB195
0.1u
CB197
CB179
0.1uCB180
0.1u
R217
CP26 X_COPPER
L49
X_80_0805
CB194
0.1u
CB110
0.1u
0.1u
CB187
0.1u
CBVDD
CB111
0.1u
CB184
1000p
CB198
0.1u
475
4
Main Clock Generato r
U15
ICS-ICS952001AF-SSOP48
1
VDDREF
11
VDDZ
13
VDDPCI
19
VDDPCI
28
VDD48
29
VDDAGP
42
VDDCPU
48
VDDSD
12
PCI_STOP#
45
CPU_STOP#
5
VSSREF
8
VSSZ
18
VSSPCI
24
VSSPCI
25
VSS48
32
VSSAGP
41
VSSCPU
46
VSSSD
33
PD#/VTT_PWRGD
38
IREF
36
VDDA
CB181
1000p
37
VSSA
XIN
6
14M-32pf-HC49S-D
C143
27p
Y1
CPUCLK0
CPUCLK#0
CPUCLK1
CPUCLK#1
SDCLK
AGPCLK0
AGPCLK1
ZCLK0
ZCLK1
PCICLK_F0/FS3
PCICLK_F1/FS4
PCICLK0
PCICLK1
PCICLK2
PCICLK3
PCICLK4
PCICLK5
REF0/FS0
REF1/FS1
REF2/FS2
48M
24_48M/MULTISEL
SCLK
SDATA
XOUT
7
C134
27p
3
40
39
44
43
47
31
30
9
10
FS3 96XPCLK
14
FS4 SIOPCLK
15
16
17
20
21
22
23
2
FS0
FS1
3
FS2
4
27
26
MULTISEL
35
34
R237
R238
R235 33
R236
R234
R239 22
R240
R289
R290 22
RN76 33
RN77 33
R283
R285
R286
R287 X_33
R241
R242
7 8
5 6
3 4
1 2
7 8
5 6
3 4
1 2
33
33
33
22
22
22
33
33
33
22
22
2
CPUCLK0
CPUCLK-0
CPUCLK1
CPUCLK-1
SDCLK
AGPCLK0
AGPCLK1
ZCLK0
ZCLK1
PCICLK1
PCICLK2
PCICLK3
PCICLK4
PCICLK5
REFCLK0
REFCLK1
APICCLK
REFCLK2
UCLK48M
SIO48M
SMBCLK
SMBDAT
VCC3
FS4 FS3 FS2 FS1 FS0 CPU SDRAM ZCLK AGP PCI
0 0 0 0
CPUCLK0 4
CPUCLK-0 4
CPUCLK1 6
CPUCLK-1 6
SDCLK 7
AGPCLK0 6
AGPCLK1 15
ZCLK0 8
ZCLK1 12
96XPCLK 12
SIOPCLK 24
PCICLK1 16
PCICLK2 16
PCICLK3 16
PCICLK4 16
PCICLK5 17
REFCLK0 8
REFCLK1 13
APICCLK 13
REFCLK2 21
UCLK48M 14
SIO48M 24
SMBCLK 10,13,23,27
SMBDAT 10,13,23,27
F0~F4 internal Pull-Down 120K
R291 2.7K
R292 X_2.7K
R288 X_2.7K
R271 X_2.7K
R276 X_2.7K
0 01111
FS0
FS1
FS3
R542
R543 X_10K
100 100
100133
MULTISEL
MULTISEL internal Pull-Up 120K
R243 X_4.7K
R220 X_4.7K
BSEL0 4
FS2
X_10K
FS4
6666666633
1
CPUCLK0
CPUCLK-0
CPUCLK1
CPUCLK-1
SDCLK
AGPCLK0
AGPCLK1
ZCLK0
ZCLK1
PCICLK2
PCICLK1
SIOPCLK
96XPCLK
VCC3
33
PCICLK5
PCICLK4
PCICLK3
APICCLK
REFCLK0
REFCLK1
REFCLK2
UCLK48M
SIO48M
SMBCLK
SMBDAT
R215
R216
R213 49.9
R214
C110 X_10p
C112 X_10p_0603
C164 X_10p_0603
CN18 X_10p
1 2
3 4
5 6
7 8
1 2
CN19 X_10p
3 4
5 6
7 8
C161 X_10p_0603
C160 X_10p_0603
C113 10p_0603
DDRCLK0
DDRCLK1
DDRCLK2
DDRCLK3
DDRCLK8
DDRCLK7
49.9
49.9
49.9
C111 X_10p_0603
C163 X_10p_0603
C153 X_10p_0603
C162 X_10p_0603
C114 10p_0603
C251 X_10p
C252 X_10p
C58 X_10p_0603
C59 X_10p_0603
C62 X_10p_0603
C64 X_10p_0603
C39 X_10p_0603
C42 X_10p_0603
U7
ICS-ICS93722BF-SSOP28
3
VDD
12
VDD
23
VDD
10
AVDD
7
SCLK
22
SDATA
8
CLK_IN
20
FB_IN
9
NC
18
NC
21
NC
4
6
GND
111528
GND
GND
GND
CB118
0.01u
CBVDD
R116 0
R86 0
CP14 X_COPPER
VCC2.5V
A A
L32
X_80_0805
5
+
CE4
CB124
10u
0.1u
SMBCLK
SMBDAT
FWDSDCLKO7
FWDSDCLKO
Clock Buffer (DDR)
R111
2
CLK0
CLK1
CLK2
CLK3
CLK4
CLK5
CLK#0
CLK#1
CLK#2
CLK#3
CLK#4
CLK#5
FB_OUT
4
13
17
24
26
1
5
14
16
25
27
19
R112
R115 0
R118 0
R82
R85
R110 0
R113 0
R114
R117
R83
R84 0
R87
0
0
0
0
0
0
0
22
DDRCLK0
DDRCLK1
DDRCLK2
DDRCLK3
DDRCLK8
DDRCLK7
DDRCLK-0
DDRCLK-1
DDRCLK-2
DDRCLK-3
DDRCLK-8
DDRCLK-7
FB_OUT
3
C43
10p_0603
DDRCLK[0..8]
DDRCLK-[0..8]
DDRCLK[0..8] 10
DDRCLK-[0..8] 10
2
MICRO-STAR INT'L CO.,LTD.
Title
MAIN CLOCK GEN & BUFFER
Size Document Number Rev
MS-6533 0A
星期三, 十二月
Date: Sheet of
12, 2001
DDRCLK-0
DDRCLK-1
DDRCLK-2
DDRCLK-3
DDRCLK-8
DDRCLK-7
1
C57 X_10p_0603
C60 X_10p_0603
C61 X_10p_0603
C63 X_10p_0603
C40 X_10p_0603
C41 X_10p_0603
3 32
![](/html/49/49df/49df28b3ddee4cde70b98d87da97081ecfc0ff0bbde6283855597face71af0a3/bg4.png)
8
7
6
5
4
3
2
1
CPU GTL REFERNCE VOLTAGE BLOCK
VCCP
Length < 1.5inch.
CPU SIGNAL BLOCK
HDBI#0
HDBI#1
HDBI#2
HDBI#3
ITP_TDI
ITP_TDO
ITP_TMS
ITP_TRST#
ITP_TCK
CPU_TMPA
THERMTRIP#
PROCHOT#
IGNNE#
SMI#
A20M#
CPUSLP#
CPU_GD
CPURST#
HD#63
HD#62
HD#61
HD#60
HD#59
HD#58
HD#57
HD#56
HD#55
HD#54
HA#[3..31]6
G25
AC3
AF26
AB26
AD2
AD3
AE21
AF24
AF25
AD6
AD5
AB23
AB25
AA24
AA22
AA25
W25
W26
E21
P26
V21
V6
B6
Y4
AA3
W5
AB2
H5
H2
J6
G1
G4
G2
F3
E3
D2
E2
C1
D5
F7
E6
D4
B3
C4
A2
C3
B2
B5
C6
A22
A7
Y21
Y24
Y23
Y26
V24
HA#22
HA#25
HA#23
HA#26
HA#27
HA#28
HA#30
HA#29
HA#31
AB1Y1W2V3U4T5W1R6V2T4U3P6U1T2R3P4P3R2T1N5N4N2M1N1M4M3L2M6L3K1L6K4K2
A35#
A34#
A33#
A32#
A31#
A30#
A29#
A28#
A27#
D47#
T23
HD#47
D46#
T22
HD#46
D45#
T25
T26
HD#45
D44#
R24
HD#44
HD#43
D43#
R25
HD#42
D42#
P24
HD#41
A26#
D41#
R21
HD#40
DBI0#
DBI1#
DBI2#
DBI3#
IERR#
MCERR#
FERR#
STPCLK#
BINIT#
INIT#
RSP#
DBSY#
DRDY#
TRDY#
ADS#
LOCK#
BNR#
HIT#
HITM#
BPRI#
DEFER#
TDI
TDO
TMS
TRST#
TCK
THERMDA
THERMDC
THERMTRIP#
GND/SKTOCC#
PROCHOT#
IGNNE#
SMI#
A20M#
SLP#
RESERVED0
RESERVED1
RESERVED2
RESERVED3
RESERVED4
RESERVED5
RESERVED6
BSEL0
BSEL1
PWRGOOD
RESET#
D63#
D62#
D61#
D60#
D59#
D58#
D57#
D56#
D55#
D54#
D53#
D52#
V22
U21
HD#53
HD#52
7
D51#
V25
HD#51
D50#
U23
U24
HD#50
D49#
U26
HD#48
HD#49
D48#
HA#24
A25#
D40#
N25
HD#39
A24#
D39#
N26
HD#38
A23#
D38#
M26
HD#37
HA#21
A22#
D37#
N23
HD#36
HA#20
A21#
D36#
M24
HD#35
HA#19
A20#
D35#
P21
HD#34
HA#18
A19#
D34#
N22
HD#33
HA#17
A18#
D33#
M23
HD#32
HA#16
A17#
D32#
H25
HD#31
6
HA#15
A16#
D31#
K23
HD#30
HA#14
A15#
D30#
J24
HD#29
HA#13
A14#
D29#
L22
HD#28
HA#12
A13#
D28#
M21
HD#27
HA#11
A12#
D27#
H24
HD#26
HA#10
A11#
D26#
G26
HD#25
HA#9
A10#
D25#
L21
HD#24
HA#8
A9#
D24#
D26
HD#23
HA#7
A8#
D23#
F26
HD#22
HA#6
A7#
D22#
E25
HD#21
HA#5
A6#
D21#
F24
HD#20
HA#4
A5#
D20#
F23
HD#19
A4#
D19#
HA#3
A3#
D18#
G23
HD#18
D17#
E24
HD#17
H22
HD#16
AE25A5A4
DBR#
VCC_SENSE
VSS_SENSE
Differential
Host Data
Strobes
D16#
D15#
D14#
D13#
D12#
D11#
D25
J21
D23
C26
H21
HD#14
HD#15
HD#11
HD#12
HD#13
AD26
AC26
ITP_CLK1
D10#
G22
B25
HD#9
HD#10
5
ITP_CLK0
D9#
D8#
D7#
C24
C23
HD#8
HD#7
VID4
AE1
B24
HD#6
VID3
AE2
VID4#
D6#
D22
HD#5
VID2
AE3
VID3#
D5#
C21
HD#4
VID1
AE4
VID2#
D4#
A25
HD#3
VID0
AE5
VID1#
VID0#
LINT1/NMI
LINT0/INTR
D3#
D2#
A23
B22
HD#2
HD#1
VID[0..4] 26
GTLREF3
GTLREF2
GTLREF1
GTLREF0
BPM5#
BPM4#
BPM3#
BPM2#
BPM1#
BPM0#
REQ4#
REQ3#
REQ2#
REQ1#
REQ0#
TESTHI12
TESTHI11
TESTHI10
TESTHI9
TESTHI8
TESTHI7
TESTHI6
TESTHI5
TESTHI4
TESTHI3
TESTHI2
TESTHI1
TESTHI0
BCLK1#
BCLK0#
RS2#
RS1#
RS0#
AP1#
AP0#
BR0#
COMP1
COMP0
DP3#
DP2#
DP1#
DP0#
ADSTB1#
ADSTB0#
DSTBP3#
DSTBP2#
DSTBP1#
DSTBP0#
DSTBN3#
DSTBN2#
DSTBN1#
DSTBN0#
D1#
D0#
PGA-S478-F02
B21
HD#0
AA21
AA6
F20
F6
AB4
AA5
Y6
AC4
AB5
AC6
H3
J3
J4
K5
J1
AD25
A6
Y3
W4
U6
AB22
AA20
AC23
AC24
AC20
AC21
AA2
AD24
AF23
AF22
F4
G5
F1
V5
AC1
H6
P1
L24
L25
K26
K25
J26
R5
L5
W23
P23
J23
F21
W22
R22
K22
E22
E5
D1
GTLREF1
GTLREF2
BPM#5
BPM#4
BPM#1
BPM#0
HREQ#4
HREQ#3
HREQ#2
HREQ#1
HREQ#0
R60 4.7K
R26 4.7K
R59 4.7K
R58 4.7K
RS#2
RS#1
RS#0
R38 49.9
R66 49.9
4
HREQ#[0..4] 6
VCCP
CPUCLK-0 3
CPUCLK0 3
RS#[0..2] 6
HBR#0 6
* Short trace
HADSTB#1 6
HADSTB#0 6
HDSTBP#3 6
HDSTBP#2 6
HDSTBP#1 6
HDSTBP#0 6
HDSTBN#3 6
HDSTBN#2 6
HDSTBN#1 6
HDSTBN#0 6
NMI 13
INTR 13
3
D D
HDBI#[0..3]6
FERR#13
STPCLK#13
HINIT#13
HDBSY#6
HDRDY#6
HTRDY#6
HADS#6
BSEL03
HD#[0..63]6
100 MHz
133 MHz
8
FSB
CPU_TMPA23,24
VTIN_GND24
PROCHOT#13
HLOCK#6
HBNR#6
HBPRI#6
HDEFER#6
IGNNE#13
CPUSLP#13
CPU_GD6
CPURST#6
HIT#6
HITM#6
SMI#13
A20M#13
R544 X_0
C C
Trace : 10
mil width
10mil
space
R63 X_33
BSEL0
0
1
B B
A A
GTLREF1
Length < 1.5inch.
GTLREF2
Every pin put one 220pF cap near it.
Trace Width 15mils, Space 15mils.
Keep the voltage dividers within 1.5 inches of the
first GTLREF Pin
ITP_TMS
ITP_TDO
ITP_TCK
CPU STRAPPING RESISTORS
2/3*Vccp
C22
C21
220p
220p
2/3*Vccp
C16
C17 R19
220p
220p
CPU ITP BLOCK
R28 39
R29 75
R31 27
CLOSED TO SOCKET478
PROCHOT#
CPU_GD
HBR#0
CPURST#
THERMTRIP#
BPM#0
BPM#1
BPM#4
BPM#5
ITP_TDI
ITP_TRST#
CPU_GD
CPURST#
CPUSLP#
CLOSED TO SOCKET478
STPCLK#
CPUSLP#
SMI#
HINIT#
FERR#
A20M#
INTR
NMI
IGNNE#
Title
Size Document Number Rev
Date: Sheet of
R14 62
R64 62
R48 49.9
R65 49.9
R50 62
R22 49.9
R23 49.9
R25 49.9
R24 49.9
R49 150
R30 680
R13 56
R16 56
R17 56
R15 56
R27 62
RN2
7 8
5 6
3 4
1 2
56
MICRO-STAR INT'L CO.,LTD.
mPGA478 CPU-1
MS-6533 10
星期五, 十一月
2
C30
1u
16, 2001
R61
49.9
R62
100
VCCP
R12
X_49.9-1%U4A
X_100-1%
VCCP
VCCP
VCCP
VCCP
X_1000p-0805C33
X_1000p-0805C34
X_0.022uC3
VCCP
VCCP
4 32
1
![](/html/49/49df/49df28b3ddee4cde70b98d87da97081ecfc0ff0bbde6283855597face71af0a3/bg5.png)
8
7
6
5
4
3
2
1
CPU VOLTAGE BLOCK
VCCP
D D
C C
D10
AA11
AA13
AA15
AA17
AA19
AA23
AA26
AB10
AB12
AB14
AB16
AB18
AB20
AB21
AB24
AC11
AC13
AC15
AC17
AC19
AC2
AC22
AC25
AC5
AC7
AC9
AD1
A10
A12
A14
A16
A18
A20A8AA10
AA12
AA14
AA16
AA18
AA8
AB11
AB13
AB15
AB17
AB19
AB7
AB9
AC10
AC12
AC14
AC16
AC18
AC8
AD11
AD13
AD15
AD17
AD19
AD7
AD9
AE10
AE12
AE14
AE16
AE18
AE20
AE6
AE8
AF11
AF13
AF15
AF17
AF19
AF2
AF21
AF5
AF7
AF9
B11
B13
B15
B17
B19B7B9
C10
C12
C14
C16
C18
C20C8D11
D13
D15
D17
D19D7D9
E10
E12
E14
E16
E18
U4B
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VSS
A11
VSS
A13
VSS
A15
VSS
A17
VSS
A19
VSS
A21
VSS
A24
VSS
A26
VSS
A3
VSS
A9
VSS
AA1
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AA4
VSS
AA7
VSS
AA9
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AB3
VSS
AB6
VSS
AB8
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AD10
AD12
AD14
AD16
AD18
AD21
AD4
AD23
AD8
AE11
AE13
AE15
AE17
AE19
AE22
AE24
AE26
AE7
AE9
AF1
AF10
AF12
AF14
AF16
AF18
AF20
AF6
AF8
B10
B12
B14
B16
B18
B23
B20
B26B4B8
C11
C13
C15
C17C2C19
C22
C25C5C7C9D12
D14
D16
D18
D20
D21D3D24D6D8E1E11
E13
E15
E17
E19
E23
E7E9F10
E4
E26
E20E8F11
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
F12
F14
F16
F18F2F22
F25F5F8
VCC_VID
L14 4.7u-10%
L13 4.7u-10%
AF4
VSS
H26H4J2
AF3
VCC-VID
VSS
VSS
AD20
AE23
VCC-IOPLL
VCC-VIDPRG
VSS
VSS
VSS
VSS
J22
J25J5K21
VCCA
VSSA
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
PGA-S478-F02
AD22
Y5
Y25
Y22
Y2
W6
W3
W24
W21
V4
V26
V23
V1
U5
U25
U22
U2
T6
T3
T24
T21
R4
R26
R23
R1
P5
P25
P22
P2
N6
N3
N24
N21
M5
M25
M22
M2
L4
L26
L23
L1
K6
K3
K24
C32
X_10u-1206
C27
X_10u-1206
C31
22u-1206
C26
22u-1206
F13
F15
F17
F19
F9
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VSS
VSS
VSS
VSS
VSS
VSS
VSS
G21G6G24
G3H1H23
VCCP
B B
CPU DECOUPLING CAPACITORS
VCCP
A A
CB15
10u-1206
CB19
10u-1206
CB23
10u-1206
CB31
10u-1206
CB39
10u-1206
CB44
10u-1206
CB49
10u-1206
CB53
10u-1206
CB55
10u-1206
CB16
10u-1206
PLACE CAPS WITHIN CPU CAVITY
8
7
VCCP
CB14
10u-1206
CB28
10u-1206
CB20
10u-1206
CB33
10u-1206
10u-1206
CB51
10u-1206
CB54
10u-1206
CB40
10u-1206
CB29
10u-1206
VCCP
6
CB34
10u-1206
CB41
10u-1206
CB47
10u-1206
CB30
10u-1206CB46
CB35
10u-1206
CB42
10u-1206
CB48
10u-1206
5
MICRO-STAR INT'L CO.,LTD.
Title
mPGA478 CPU-2
Size Document Number Rev
MS-6533 10
星期五, 十一月
4
3
Date: Sheet of
16, 2001
2
5 32
1
![](/html/49/49df/49df28b3ddee4cde70b98d87da97081ecfc0ff0bbde6283855597face71af0a3/bg6.png)
5
4
3
2
1
AAD[0..31]
SBA[0..7]
ACBE#1
ACBE#0HDEFER#
ADEVSEL#
APAR
ADSTB0
ADSTB1
ADSTB#1
AGPCLK0
AGPRCOMP
A1XAVDD
A1XAVSS
A4XAVDD
A4XAVSS
HDSTBN#3
HDSTBN#2
HDSTBN#1
HDSTBN#0
HDSTBP#3
HDSTBP#2
HDSTBP#1
HDSTBP#0
ACBE#[0..3]
ST[0..2]
ADSTB[0..1]
ADSTB#[0..1]
AREQ# 15
AGNT# 15
AFRAME# 15
AIRDY# 15
ATRDY# 15
ADEVSEL# 15
ASERR# 15
ASTOP# 15
SBSTB 15
SBSTB# 15
AGPCLK0 3
AVREFGC
HDSTBN#3 4
HDSTBN#2 4
HDSTBN#1 4
HDSTBN#0 4
HDSTBP#3 4
HDSTBP#2 4
HDSTBP#1 4
HDSTBP#0 4
APAR 15
RBF# 15
WBF# 15
PIPE# 15
C1XAVSS
C1XAVDD
C4XAVSS
C4XAVDD
HVREF
HPCOMP
HNCOMP
HNCVREF
ST0
ST1
ST2
AAD0
AAD1
AAD2
AAD3
AAD4
AAD5
AAD6
AAD7
AAD8
AAD9
AAD10
AAD11
AAD12
AAD13
AAD14
AAD15
AAD16
AAD17
AAD18
AAD19
AAD20
AAD21
AAD22
AAD23
AAD24
AAD25
AAD26
AAD27
AAD28
AAD29
AAD30
AAD31
SBA7
SBA6
SBA5
SBA4
SBA3
SBA2
SBA1
SBA0
D D
AC/BE#3
AC/BE#2
AC/BE#1
AC/BE#0
AREQ#
AGNT#
AFRAME#
AIRDY#
ATRDY#
ADEVSEL#
ASERR#
ASTOP#
APAR
RBF#
WBF#
PIPE#
AGP8XDET
ADBIH
ADBIL
SB_STB
SB_STB#
AD_STB0
AD_STB#0
AD_STB1
AD_STB#1
AGPCLK
AGPRCOMP
A1XAVDD
A1XAVSS
A4XAVDD
A4XAVSS
AGPVREF
AGPVSSREF
HDSTBN#3
HDSTBN#2
HDSTBN#1
HDSTBN#0
HDSTBP#3
HDSTBP#2
HDSTBP#1
HDSTBP#0
DBI#3
DBI#2
DBI#1
DBI#0
A27
H27
R25
HDBI#2
HDBI#1
HDBI#0
CT13
X_10u_0805
U9A
F6
F3
H4
K5
C9
A6
G2
G1
G3
G4
H5
H1
H3
E8
F8
D9
D10
B3
C4
B5
A4
K1
L1
C1
D1
B10
M1
B9
A9
B8
A8
M3
M2
F20
F23
K24
P24
F21
F24
L24
N25
SIS-SIS650-VA1
HDBI#[0..3] 4
2
AH25
AJ25
AH27
AJ27
U21
T21
P21
N21
J17
B20
B19
A19A7F9B7M6M5M4L3L6L4K6L2K3J3K4J2J6J4J1H6F4F1G6E3F5E2E4E1D3D4C2F7C3E6B2D5D6A3D7C5A5C6D8
CPUCLK13
CPUCLK-13
HDEFER#4
HLOCK#4
HTRDY#4
CPURST#4
CPU_GD4
RS#[0..2]4
HADS#4
HITM#4
HIT#4
HDRDY#4
HDBSY#4
HBNR#4
C C
HREQ#[0..4]
HREQ#[0..4]4
HA#[3..31]
HA#[3..31]4
B B
VCCP
VCCP VCCP
R122
75
A A
R109
150
5
CPUCLK1 ACBE#3
CPUCLK-1 ACBE#2
HLOCK#
HTRDY# AREQ#
CPURST# AGNT#
CPU_GD AFRAME#
HBPRI#4
HBPRI# AIRDY#
HBR#0 ATRDY#
HBR#04
RS#[0..2]
HADS#
HITM# RBF#
HIT# WBF#
HDRDY# PIPE#
HDBSY#
HBNR#
HREQ#4
HREQ#3
HREQ#2 SBSTB
HREQ#1 SBSTB#
HREQ#0
HADSTB#1 ADSTB#0
HADSTB#0
HA#31
HA#30
HA#29
HA#28
HA#27
HA#26
HA#25
HA#24
HA#23
HA#22
HA#21
HA#20
HA#19
HA#18
HA#17
HA#16
HA#15
HA#14
HA#13
HA#12
HA#11
HA#10
HA#9
HA#8
HA#7
HA#6
HA#5
HA#4
HA#3
HNCOMP
Rds-on(n) = 10 ohm
HNCVERF = 1/3 VCCP
Rds-on(p) = 56 ohm
HPCVERF = 2/3 VCCP
HD#[0..63]4
CB115
0.01u
CB105
0.01u
place this capacitor
under 650 solder side
R104
20
R94
110
HADSTB#14
HADSTB#04
AJ26
CPUCLK
AH26
CPUCLK#
U26
DEFER#
U24
HLOCK#
V26
HTRDY#
C20
CPURST#
D19
CPUPWRGD
T27
BPRI#
U25
U29
U28
W26
W28
W29
W24
W25
AD24
AA24
AF26
AE25
AH28
AD26
AG29
AE26
AF28
AC24
AG28
AE29
AD28
AC25
AD27
AE28
AF27
AB24
AB26
AC28
AC26
AC29
AA26
AB28
AB27
AA25
AA29
AA28
BREQ0#
T24
RS#2
T26
RS#1
RS#0
V28
ADS#
T28
HITM#
HIT#
DRDY#
V24
DBSY#
V27
BNR#
HREQ#4
HREQ#3
HREQ#2
HREQ#1
Y27
HREQ#0
HASTB#1
HASTB#0
HA#31
HA#30
HA#29
HA#28
HA#27
HA#26
HA#25
HA#24
HA#23
HA#22
HA#21
HA#20
HA#19
HA#18
HA#17
HA#16
HA#15
HA#14
HA#13
HA#12
HA#11
HA#10
HA#9
HA#8
HA#7
HA#6
Y26
HA#5
Y24
HA#4
Y28
HA#3
HD#63
HD#62
HD#61
HD#60
B21
F19
A21
E19
HD#63
HD#62
HD#61
HD#60
R98
150
R101
75
4
RS#2 ASERR#
RS#1 ASTOP#
RS#0
HD#[0..63]
HVREF
CB102
0.1u
HVREF0
HVREF1
HVREF2
C4XAVSS
C4XAVDD
HVREF3
C1XAVSS
C1XAVDD
HOST
HD#59
HD#58
HD#57
HD#56
HD#55
HD#54
HD#53
HD#52
HD#51
HD#50
D22
D20
B22
C22
B23
A23
D21
F22
D24
D23
HD#59
HD#58
HD#57
HD#56
HD#55
HD#54
HD#53
HD#52
HD#51
HD#50
CB94
0.01u
HNCVREF
CB97
0.01u
ST0
ST1
ST2
AAD0
AAD1
AAD2
AAD3
AAD4
AAD5
AAD6
HVREF4
HPCOMP
HNCOMP
HNCOMPVREF
AAD7
650-1
HD#49
HD#48
HD#47
HD#46
HD#45
HD#44
HD#43
HD#42
HD#41
HD#40
HD#39
HD#38
HD#37
HD#36
HD#35
HD#34
HD#33
C24
B24
E25
E23
D25
A25
C26
B26
B27
D26
B28
E26
F28
G25
F27
F26
G24
H24
HD#49
HD#48
HD#47
HD#46
HD#45
HD#44
HD#43
HD#42
HD#41
HD#40
HD#39
HD#38
HD#37
HD#36
HD#35
HD#33
HD#32
HD#34
COST DOWN
CB85
0.01u
1 2
X_COPPER_0
L16
0
CP7
C1XAVDD
C1XAVSS
AAD8
HD#32
G29
HD#31
AAD9
AAD10
HD#31
HD#30
J26
HD#30
AAD11
HD#29
G26
HD#29
VCC3
J25
HD#28
AAD12
AAD13
AAD14
AAD15
HD#28
HD#27
HD#26
HD#25
H26
G28
H28
HD#27
HD#26
HD#25
CT14
X_10u_0805
AAD16
HD#24
J24
HD#24
3
AAD17
HD#23
K28
HD#23
AAD18
HD#22
J29
HD#22
AAD19
HD#21
K27
J28
HD#21
AAD20
HD#20
M24
HD#20
HD#19
AAD21
HD#19
L26
HD#18
AAD22
HD#18
K26
HD#17
AAD23
HD#17
AAD24
AAD25
HD#16
HD#15
L25
L28
M26
HD#16
HD#15
HD#14
C4XAVDD
C4XAVSS
AAD26
HD#14
AAD27
AAD28
AAD29
AAD30
AAD31
AGP
HD#13
HD#12
HD#11
HD#10
HD#9
P26
L29
N24
N26
M27
N28
HD#9
HD#8
HD#13
HD#12
HD#11
HD#10
HD#8
P27
HD#7
SBA7
HD#7
N29
HD#6
SBA6
SBA5
SBA4
HD#6
HD#5
HD#4
R24
R28
M28
HD#5
HD#4
HD#3
CB84
0.01u
1 2
X_COPPER_0
C7
SBA3
SBA2
SBA1
SBA0
HD#3
HD#2
HD#1
HD#0
P28
R26
R29
E21
HD#2
HD#1
HD#0
HDBI#3
VCC3
L15
80
CP6
AAD[0..31] 15
SBA[0..7] 15
ACBE#[0..3] 15
ST[0..2] 15
ADSTB[0..1] 15
ADSTB#[0..1] 15
VDDQ
R160
60.4
VCC3
VCC3
CT22
X_10u_0805
AVREFGC 15
CT20
X_10U_0805
1
6 32
C253
0.01u
COST DOWN
CB134
0.1u
CB136
0.1u
0
CB132
0.01u
X_COPPER_0
L36
80
CB138
0.01u
1 2
X_COPPER_0
13, 2002
L34
CP15
1 2
CP17
A1XAVDD
A1XAVSSHPCOMP
A4XAVDD
A4XAVSS
MICRO-STAR INT'L CO.,LTD.
Title
SIS645/650-1
Size Document Number Rev
MS-6533 10
星期一, 五月
Date: Sheet of
![](/html/49/49df/49df28b3ddee4cde70b98d87da97081ecfc0ff0bbde6283855597face71af0a3/bg7.png)
5
4
3
2
1
MA7
MA8
MA5
MA6
D D
MA14
MA13
MA9
Rs place close to DIMM1
RMD1 MD1 MD0
RMD5 MD5 MD1
RMD4 MD4 MD2
RMD0 MD0 MD3
RMD6 MD6 MD4
RMD2 MD2 MD5
RDQM0 DQM0 MD6
RDQS0 DQS0 MD7
RMD9 MD9 DQM0
RMD8 MD8 DQS0
RMD7 MD7 MD8
RMD3 MD3 MD9 MA2
RMD11 MD11 MD10
RMD10 MD10 MD11
RMD15 MD15 MD12
RMD14 MD14 MD13
RDQM1 DQM1 MD14 MA7
RMD13 MD13 MD15 MA8
RDQS1 DQS1 DQM1
RMD12 MD12 DQS1 MA10 RMA10
RMD21 MD21 MD16 MA11 RMA11
C C
B B
A A
RMD17 MD17 MD17 MA12 RMA12
RMD16 MD16 MD18 MA13
RMD20 MD20 MD19 MA14
RMD22 MD22 MD20
RMD18 MD18 MD21 SRAS# RSRAS#
RDQM2 DQM2 MD22 SCAS# RSCAS#
RDQS2 DQS2 MD23 SWE# RSWE#
RMD28 MD28 DQM2
RMD24 MD24 DQS2
RMD23 MD23 MD24
RMD19 MD19 MD25
RMD31 MD31 MD26
RMD27 MD27 MD27
RMD30 MD30 MD28 CS-3
RMD26 MD26 MD29
RDQM3 DQM3 MD30
RDQS3 DQS3 MD31
RMD25 MD25 DQM3
RMD29 MD29 DQS3
RMD37 MD37 MD32 CKE0
RMD33 MD33 MD33 CKE1
RMD36 MD36 MD34 CKE2
RMD32 MD32 MD35 CKE3
RMD38 MD38 MD36
RMD34 MD34 MD37
RDQM4 DQM4 MD38
RDQS4 DQS4 MD39
RMD44 MD44 DQM4
RMD40 MD40 DQS4
RMD35 MD35 MD40 SDCLK
RMD39 MD39 MD41
RDQS5 DQS5 MD42 FWDSDCLKO
RDQM5 DQM5 MD43
RMD41 MD41 MD44
RMD45 MD45 MD45
RMD47 MD47 MD46
RMD43 MD43
RMD42 MD42 DQS5
RMD55 MD55 MD48
RDQS6 DQS6 MD49
RMD54 MD54 MD50
RDQM6 DQM6 MD51 DDRAVDD
RMD53 MD53 MD52
RMD52 MD52 MD53
RMD49 MD49
RMD48 MD48 MD55
RMD56 MD56 DQM6
RMD60 MD60 DQS6 DDRVREFA
RMD51 MD51 MD56 DDRVREFB
RMD50 MD50 MD57
RMD62 MD62
RDQM7 DQM7 MD59 DDRAVDD
RMD57 MD57
RMD61 MD61 MD61
RMD63 MD63
RMD58 MD58
RDQS7 DQS7
1 2
RN3
3 4
5 6
7 8
10
1 2
RN5
3 4
5 6
10
7 8
1 2
RN7
3 4
5 6
7 8
10
RN11101 2
3 4
5 6
7 8
1 2
RN9
3 4
5 6
7 8
10
1 2
RN15
3 4
5 6
7 8
10
1 2
RN17
3 4
5 6
10
7 8
1 2
RN23
3 4
5 6
7 8
10
RN29101 2
3 4
5 6
7 8
1 2
RN26
3 4
5 6
7 8
10
1 2
RN38
3 4
5 6
7 8
10
1 2
RN40
3 4
5 6
10
7 8
1 2
RN41
3 4
5 6
7 8
10
RN44101 2
3 4
5 6
7 8
1 2
RN47
3 4
5 6
10
7 8
1 2
RN51
3 4
5 6
7 8
10
1 2
RN49
3 4
5 6
10
7 8
1 2
RN53
3 4
5 6
7 8
10
RN56101 2
3 4
5 6
7 8
1 2
3 4
5 6
RN60
7 8
10
MD47RMD46 MD46
DQM5 SDAVDD
MD54
MD58
MD60
MD62RMD59 MD59
MD63
DQM7
DQS7
AJ23
AG22
AH21
AJ21
AD23
AE23
AF22
AF21
AD22
AH22
AD21
AG20
AE19
AF19
AE21
AD20
AD19
AH19
AF20
AH20
AF18
AG18
AH17
AD16
AD18
AD17
AF17
AJ17
AE17
AH18
AD14
AG14
AJ13
AE13
AJ15
AF14
AD13
AF13
AH13
AH14
AD10
AH10
AD8
AG10
AF10
AH9
AD9
AH5
AG4
AH3
AG6
AH4
AD6
AC5
AG2
AG1
AC6
AD4
AD3
AC4
AD2
AC1
AC2
AE9
AF9
AJ9
AE5
AF6
AF5
AF4
AJ3
AE4
AE2
AF3
AF2
AB6
AA6
AB3
AE1
AB4
U9B
MD0
MD1
MD2
MD3
MD4
MD5
MD6
MD7
DQM0
DQS0/CSB#0
MD8
MD9
MD10
MD11
MD12
MD13
MD14
MD15
DQM1
DQS1/CSB#1
MD16
MD17
MD18
MD19
MD20
MD21
MD22
MD23
DQM2
DQS2/CSB#2
MD24
MD25
MD26
MD27
MD28
MD29
MD30
MD31
DQM3
DQS3/CSB#3
MD32
MD33
MD34
MD35
MD36
MD37
MD38
MD39
DQM4
DQS4/CSB#4
MD40
MD41
MD42
MD43
MD44
MD45
MD46
MD47
DQM5
DQS5/CSB#5
MD48
MD49
MD50
MD51
MD52
MD53
MD54
MD55
DQM6
DQS6/CSB#6
MD56
MD57
MD58
MD59
MD60
MD61
MD62
MD63
DQM7
DQS7/CSB#7
SIS-SIS650-VA1
650-2
MA0
MA1
MA2
MA3
MA4
MA5
MA6
MA7
MA8
MA9
MA10
MA11
MA12
MA13
MA14
SRAS#
SCAS#
SWE#
CS#0
CS#1
CS#2
CS#3
CS#4
CS#5
CKE0
CKE1
CKE2
CKE3
CKE4
CKE5
S3AUXSW#
SDCLK
FWDSDCLKO
SDRCLKI
SDAVDD
SDAVSS
DDRAVDD
DDRAVSS
DDRVREFA
DDRVREFB
DRAM_SEL
AH11
AF12
AH12
AG12
AD12
AH15
AF15
AH16
AE15
AD15
AF11
AG8
AJ11
AG16
AF16
AH8
AJ7
AH7
AE7
AF7
AH6
AJ5
AF8
AD7
AB2
AA4
AB1
Y6
AA5
Y5
Y4
<---
AA3
--->
AD11
AE11
Y1
Y2
AA1
AA2
AJ19
AH2
R183 4.7K
W3
RN220
RN200
MA3
MA4
MA5
MA6
MA9
CS-0
CS-1
CS-2
R137 22
RMA7
78
RMA8
56
RMA5
34
RMA6
12
78
RMA14
56
RMA13
34
12
RMA9
Rs place close to DIMM1
R74 0
RN1040
R75
R92 0
R78 0
R99 0
R108 0
R103 0
CKE: Open Drain
S3AUXSW#
R185 4.7K
C68
10p_0603
HI: DDR
12
34
56
78
0
RN45 0
DDRAVSS
RMA0MA0
RMA1MA1
RMA2
RMA3
RMA4
78
56
34
12
VCC3SBY
FWDSDCLKO 3
RMD[0..63]
RDQM[0..7]
RDQS[0..7]
RMA[0..14]
RCS-[0..3]
CKE[0..3]
RSRAS# 10,11
RSCAS# 10,11
RSWE# 10,11
RCS-0
RCS-2
RCS-1
RCS-3
S3AUXSW# 27
SDCLK 3
SDAVSS
RMD[0..63] 10,11
SDAVDD
CB151
0.1u
RDQM[0..7] 10,11
RDQS[0..7] 10,11
RMA[0..14] 10,11
RCS-[0..3] 10,11
CKE[0..3] 10
DDRVREFA
DDRVREFB
CB153
0.1u
CB152
0.01u
CB108
0.01u
CB113
0.01u
CB139
0.01u
CB140
0.01u
L46
80
CB154
0.01u
L41
80
VCCM
VCCM
R121
150
R123
150
R155
150
R154
150
VCC3
VCC3VCC3SBY
MICRO-STAR INT'L CO.,LTD.
Title
SIS645/650-2
Size Document Number Rev
MS-6533 10
星期一, 五月
5
4
3
2
Date: Sheet of
13, 2002
1
7 32
![](/html/49/49df/49df28b3ddee4cde70b98d87da97081ecfc0ff0bbde6283855597face71af0a3/bg8.png)
5
4
3
2
1
NOTE: This page is for universal PCB design( suitable for both 645 or 650)
NB Hardware Trap Table
D11
TRAP1
TRAP1
E10
TRAP0
A10
Default
1(DDR)
TESTMODE2
TESTMODE1
TESTMODE0
F11
C11
DLLEN#
DRAM_SEL
D D
150
R168
R164
150
ZAD[0..15]
ZSTB[0..1]
ZSTB-[0..1]
CB155
0.1u
ZVREF
CB150
0.1u
VSSZCMP
Z1XAVSS
Z4XAVSS
ZAD[0..15]12
ZSTB[0..1]12
ZSTB-[0..1]12
C C
VCC1_8
B B
TRAP0
TRAP1
CSYNC
RSYNC
LSYNC
ZCLK0
ZCLK03
ZUREQ
ZUREQ12
ZDREQ
ZDREQ12
ZSTB0
ZSTB-0 GOUT
ZSTB1
ZSTB-1 HSYNC
ZAD0
ZAD1 DDC1CLK
ZAD2
ZAD3
ZAD4
ZAD5 INTA#
ZAD6
ZAD7
ZAD8 CSYNC
ZAD9 RSYNC
ZAD10 LSYNC
ZAD11
ZAD12
ZAD13 VCOMP
ZAD14 VRSET
ZAD15 VVBWN ENTEST
ZVREF
VDDZCMP
ZCMP_N
ZCMP_P DACAVSS1
Z1XAVDD DCLKAVSS
Z4XAVDD ECLKAVSS
0
enable PLL disable PLL
SDR DDR
normal NB debug mode
TV selection, NTSC/PAL(0/1) 0
enable VB
enable VGA interface
enable panel link
U9C
SIS-SIS650-VA1
V3
ZCLK
U6
ZUREQ
U1
ZDREQ
T3
ZSTB0
T1
ZSTB#0
P1
ZSTB1
P3
ZSTB#1
T4
ZAD0
R3
ZAD1
T5
ZAD2
T6
ZAD3
R2
ZAD4
R6
ZAD5
R1
ZAD6
R4
ZAD7
P4
ZAD8
N3
ZAD9
P5
ZAD10
P6
ZAD11
N1
ZAD12
N6
ZAD13
N2
ZAD14
N4
ZAD15
U3
ZVREF
V5
VDDZCMP
U4
ZCMP_N
U2
ZCMP_P
V6
VSSZCMP
W1
Z1XAVDD
W2
Z1XAVSS
V2
Z4XAVDD
V1
Z4XAVSS
PCIRST1#
PCIRST1#24,27
PWRGD
PWRGD13,27
AUXOK
AUXOK13
1
HyperZip
650-3
PCIRST#
PWROK
AUXOK
Y3W4W6
VGA
Stereo
Glass
DLLEN#
E11
F10
0
0
0
1
0
ENTEST
ENTEST
embedded pull-low
(30~50K Ohm)
yes
yes
yes
C15
VOSCI
A12
ROUT
B13
GOUT
A13
BOUT
F13
HSYNC
E13
VSYNC
D13
VGPIO0
D12
VGPIO1
B11
INT#A
E12
CSYNC
A11
RSYNC
F12
LSYNC
E14
VCOMP
D14
VRSET
F14
VVBWN
B12
DACAVDD1
C12
DACAVSS1
C13
DACAVDD2
C14
DACAVSS2
B15
DCLKAVDD
A15
DCLKAVSS
B14
ECLKAVDD
A14
ECLKAVSS
R478
R479 0
R480 0
R132 33
R128 33
R129 100
R554
100
0
for 650 only
RSYNC
R158 4.7K
TRAP1
R146 4.7K
CSYNC
R159 4.7K
LSYNC
R161 4.7K
REFCLK0
VSYNC
DDC1DATA
DACAVDD1 PWRGD
DACAVSS1
DACAVDD1
DCLKAVDD
ECLKAVDD
REFCLK0 3
HSYNC 28
VSYNC 28
DDC1CLK 28
DDC1DATA 28
INTA# 12,15,16
CSYNC 15
RSYNC 15
LSYNC 15
AUXOK
VCC3
C292
X_47p
C294
C293
47p
X_47p
R142 4.7K
C92 0.1u
C254 0.1u
ROUT
BOUT
ROUT 28
GOUT 28
BOUT 28
VCC3
COST DOWN
L42
0
VCC3
A A
5
L39
0
COST DOWN
C83
0.1u
0.1u
C85
Z1XAVDD
Z1XAVSS
Z4XAVDD
Z4XAVSS
VCC1_8
4
L40
0
COST DOWN
C89
0.1u
R165 56
R167 56
VDDZCMP
ZCMP_N
ZCMP_P
VSSZCMP
3
DCLKAVDD
DCLKAVSS
ECLKAVDD
ECLKAVSS
CB119
0.1u
L26 80
CB120
0.1u
L27 X_80_0603
L24
80
CP9
1 2
X_COPPER_0
X_80_0603
L25
CP10
1 2
X_COPPER_0
VCC3
VCC3
CE2
X_10u_0805
CE3
X_10u_0805
2
VVBWN
DACAVDD1
DACAVSS1
CB104 0.1u
CB100
0.1u
VRSETVCOMP
VCC1_8
L31
80
CP13
CB128
1 2
0.1u
X_COPPER_0
L30X_80_0603
MICRO-STAR INT'L CO.,LTD.
Title
SIS645/650
Size Document Number Rev
MS-6533 10
星期一, 五月
Date: Sheet of
13, 2002
CE6
X_10u_0805
R127
130
1
8 32
![](/html/49/49df/49df28b3ddee4cde70b98d87da97081ecfc0ff0bbde6283855597face71af0a3/bg9.png)
5
4
3
2
1
VCCP VCC1_8 VCC3
H21
H22
J16
J20
J21
J22
K16
K17
K18
K19
K20
K21
L20
M20
N20
P20
R20
R21
T20
U20
V20
W20
Y20
Y21
AA20
AA21
AA22
AB21
AB22
L12
L14
L15
L16
L18
M11
M19
N11
P19
R11
T19
U11
V19
W11
W13
W15
W17
VCCP
C16
C17
C18
D15
D16
D17
D18
AD5
AE10
AE12
AE14
AE16
AE18
AE20
AE22
W18
AA10
AA13
AA14
AA15
AA16
AA17
AB13
AB17
N10
R10
A16
VTT
A17
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
VTT
A18
VTT
B16
VTT
B17
VTT
B18
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
E15
VTT
E16
VTT
E17
VTT
E18
VTT
F15
VTT
F16
VTT
F17
VTT
F18
VTT
AB5
VDDM
VDDM
AE6
VDDM
AE8
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
V10
VDDM
V11
VDDM
VDDM
Y9
VDDM
Y10
VDDM
Y12
VDDM
Y14
VDDM
Y16
VDDM
Y18
VDDM
Y19
VDDM
AA8
VDDM
AA9
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
AB8
VDDM
AB9
VDDM
VDDM
VDDM
E5
VDDQ
E7
VDDQ
E9
VDDQ
G5
VDDQ
J5
VDDQ
L5
VDDQ
H8
VDDQ
H9
VDDQ
J8
VDDQ
J9
VDDQ
J10
VDDQ
J13
VDDQ
K9
VDDQ
K11
VDDQ
K13
VDDQ
L10
VDDQ
N9
VDDQ
VDDQ
N5
VDDZ
R5
VDDZ
U5
VDDZ
W5
VDDZ
P9
VDDZ
P10
VDDZ
R9
VDDZ
VDDZ
T9
VDDZ
T10
VDDZ
T11
VDDZ
PVDDP
PVDDP
PVDDP
PVDDP
PVDDP
PVDDP
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
L17
L19
N19
R19
U19
W19
M12
M13
M14
M15
M16
M17
M18
N12
N13
N14
N15
N16
N17
N18
P12
VCC1_8
4
VSS
VSS
VSS
P13
P14
P15
650-4
VSS
VSS
VSS
VSS
VSS
VSS
P16
P17
P18
R12
R13
R14
Power
VSS
VSS
VSS
R15
R16
R17
VSS
VSS
VSS
VSS
R18
T12
T13
IVDD
VSS
VSS
VSS
VSS
VSS
VSS
VSS
T14
T15
T16
T17
T18
U12
U13
D D
VCCM
C C
VDDQ
B B
VCC1_8
A A
5
P11
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
PVDDZ
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
U14
U15
U16
U17
U18
V12
V13
V14
V15
VCC3SBY
PVDDM
VSS
VSS
AF25
AG24
AUX1.8
AUX3.3
VSS
VSS
AG26
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AH23
VSS
AH24
VSS
U9D
U10
U9
A20
A22
A24
A26
C19
C21
C23
C25
C27
E20
E22
E24
F25
H25
K25
M25
P25
T25
V25
Y25
AB25
AD25
E27
G27
J27
L27
N27
R27
U27
W27
AA27
AC27
AE27
D29
F29
H29
K29
M29
P29
T29
V29
Y29
AB29
AD29
AF29
AE24
AG25
B4
B6
C8
C10
D2
F2
H2
K2
P2
T2
V4
AD1
AF1
AC3
AE3
AG3
AG5
AG7
AG9
AG11
AG13
AG15
AG17
AG19
AG21
AG23
AJ4
AJ6
AJ8
AJ10
AJ12
AJ14
AJ16
AJ18
AJ20
AJ22
AJ24
AG27
SIS-SIS650-VA1
VCC1_8SBY
VCC3SBY
VDDQ
CB146
0.1u
CB149
0.1u
Place these capacitors under 635 solder side
VCCP
CB216
X_0.1u
CB218
X_0.1u
CB222
X_0.1u
CB217
X_0.1u
J14
J15
K15
K10
K12
K14
M10
W10
Y11
Y13
Y15
Y17
PVDD
PVDD
PVDD
PVDD
OVDD
OVDD
OVDD
PVDDM
PVDDM
PVDDM
PVDDM
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
V16
V17
V18
B25
C28
C29
D27
D28
E28
E29
AF23
AF24
3
VCCP
VCC1_8
2
VCC3SBY
CB112
1u
CB107
1u
CB63
1u
CB81
1u
CB145
0.1u
CB144
0.1u
CB229
X_1u-0805
CB228
X_1u-0805
CB220
X_1u-0805
CB219
X_1u-0805
CB162
1u
CB163
0.1u
VCCM
VCCM
VCC3
CB114
1u
CB211
0.1u
CB213
0.1u
CB116
0.1u
CB86
0.1u
CB64
0.1u
CB38
0.1u
CT18
10u_0805
CT21
10u_0805
CB221
X_0.1u
CB223
X_0.1u
CB230
X_0.1u
CB226
X_0.1u
MICRO-STAR INT'L CO.,LTD.
Title
Size Document Number Rev
Date: Sheet of
VCC1_8SBY
CB164
0.1u
CB103
VCC3SBY
VDDQ
1u
CB133
0.1u
CB225
X_0.1u
CB232
X_0.1u
CB233
X_0.1u
CB231
X_0.1u
1
CB148
0.1u
CB121
0.1u
VCC3
CB227
X_0.1u
CB224
X_0.1u
SIS645/650-4
MS-6533 10
星期一, 五月
13, 2002
9 32
![](/html/49/49df/49df28b3ddee4cde70b98d87da97081ecfc0ff0bbde6283855597face71af0a3/bga.png)
5
4
3
2
1
RMD[0..63]7,11
RMA[0..14]7,11
RDQM[0..7]7,11
D D
RDQS[0..7]7,11
NOTE:
VDDID IS A TRAP ON THE DIMM
MODULE TO INDICATE:
VDDID
OPEN
GND
MEMORY MUX TABLE:
SDR
CS0
CS1
CS2
CS3
CS4
CS5 CS5
CSB0
CSB1
CSB2
C C
CSB3
CSB4
CSB5
CSB6
CSB7
DDRVREF GEN. & DECOUPLING
VCCM
75
R41
75
B B
A A
CB5
0.01u
CB4
0.01u
CB235
0.1u
5
RMA[0..14] RMA[0..14]
RDQM[0..7] RDQM[0..7]
VCCM
RDQS[0..7] RDQS[0..7]
DIMM1
VDDQ
VSS
VDDQ
VSS
VDDQ
VSS
VDDQ
VSS
VDDQ
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
VREF
VDDID
VSS
VDDQ
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
SCL
SDA
SA0
SA1
SA2
VSS
15223054627796
VDDQ
WP
VSS
3111826344250586674818993
VDDQ
RMD0
2
RMD1
4
RMD2
6
RMD3
8
94
RMD4
RMD5
95
RMD6
98
RMD7
99
RMD8
12
13
RMD9
RMD10
19
RMD11
20
RMD12
105
RMD13
106
109
RMD14
RMD15
110
RMD16
23
RMD17
24
RMD18
28
31
RMD19
RMD20
114
RMD21
117
RMD22
121
RMD23
123
33
RMD24
RMD25
35
RMD26
39
RMD27
40
RMD28
126
127
RMD29
RMD30
131
RMD31
133
RMD32
53
RMD33
55
57
RMD34
RMD35
60
RMD36
146
RMD37
147
RMD38
150
151
RMD39
RMD40
61
RMD41
64
RMD42
68
RMD43
69
153
RMD44
RMD45
155
RMD46
161
RMD47
162
RMD48
72
73
RMD49
RMD50
79
RMD51
80
RMD52
165
RMD53
166
170
RMD54
RMD55
171
RMD56
83
RMD57
84
RMD58
87
88
RMD59
RMD60
174
RMD61
175
RMD62
178
RMD63
179
DDRVREF DDRVREF
1
82
90
92
SMBDAT SMBDAT
91
181
182
183
VSS
DIMM-D184-BK
104
112
128
136
143
156
164
172
180738467085108
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDDSPD
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
BA0
BA1
BA2
DM0
DM1
DM2
DM3
DM4
DM5
DM6
DM7
DM8
DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7
DQS8
CB0
CB1
CB2
CB3
CB4
CB5
CB6
CB7
NC
NC(RESET#)
NC
NC
NC
NC(FETEN)
RAS#
CAS#
WE#
S0#
S1#
NC(S2#)
NC(S3#)
CKE0
CKE1
CK0
CK1
CK2
CK0#
CK1#
CK2#
VSS
VSS
VSS
VSS
145
152
160
176
4
VDDQ
VSS
VSS
VSS
124
132
139
120
148
168
184
48
REQUIRED POWER
VDD=VDDQ
VDD!=VDDQ
DDR
CS0
CS1
CS2
CS3
CS4
DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7
VCCM VCCM
DDRVREF
CB236
0.01u
RSRAS#7,11
RSCAS#7,11
RSWE#7,11
RCS-[0..3]7,11
DDRCLK[0..8]3
DDRCLK-[0..8]3
RCS-[0..3]
CKE[0..3]
CKE[0..3]7
DDRCLK[0..8]
DDRCLK-[0..8]
RMA0 RMD4
RMA1 RMD5
43
RMA2 RMD6
41
RMA3 RMD7
130
RMA4 RMD8
37
32
RMA5 RMD9
RMA6 RMD10
125
RMA7 RMD11
29
RMA8 RMD12
122
RMA9 RMD13
27
141
RMA10 RMD14
RMA13 RMD15
118
RMA14 RMD16
115
103
59
RMA11 RMA11 RMD19
RMA12 RMA12 RMD20
52
113
RDQM0 RMD23
RDQM1 RMD24
RDQM2 RMD25
RDQM3 RMD26
RDQM4 RMD27
RDQM5 RMD28
RDQM6 RMD29
RDQM7 RMD30
RDQS0 RMD33
RDQS1 RMD34
RDQS2 RMD35
RDQS3 RMD36
RDQS4 RMD37
RDQS5 RMD38
RDQS6 RMD39
RDQS7 RMD40
RSRAS# RSRAS# RMD59
RSCAS# RSCAS# RMD60
RSWE# RSWE# RMD61
RCS-0 RCS-2 RMD63
RCS-1 RCS-3
CKE0 WP CKE2
CKE1 SMBCLK CKE3
DDRCLK1
DDRCLK8
DDRCLK2
DDRCLK-1
DDRCLK-8
DDRCLK-2
97
107
119
129
149
159
169
177
140
5
14
25
36
56
67
78
86
47
44
45
49
51
134
135
142
144
9
10
101
102
173
167
154
65
63
157
158
71
163
21
111
137
16
76
138
17
75
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
addr =
1010000b
VSS
VSS
VSS
VSS
VSS
VSS
VSS
100
116
RMD[0..63]
VCCM
DIMM2
15223054627796
104
112
128
136
143
156
164
172
180738467085108
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDDSPD
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
BA0
BA1
BA2
DM0
DM1
DM2
DM3
DM4
DM5
DM6
DM7
DM8
DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7
DQS8
CB0
CB1
CB2
CB3
CB4
CB5
CB6
CB7
NC
NC(RESET#)
NC
NC
NC
NC(FETEN)
RAS#
CAS#
WE#
S0#
S1#
NC(S2#)
NC(S3#)
CKE0
CKE1
CK0
CK1
CK2
CK0#
CK1#
CK2#
VSS
VSS
VSS
VSS
145
152
160
176
VDDQ
VSS
VSS
VSS
124
132
139
120
148
168
184
RMA0
RMA1
RMA2
RMA3
RMA4
RMA5
RMA6
RMA7
RMA8
RMA9
RMA10
RMA13
RMA14
RDQM0
RDQM1
RDQM2
RDQM3
RDQM4
RDQM5
RDQM6
R71 8.2KR72 8.2K
RDQM7
RDQS0
RDQS1
RDQS2
RDQS3
RDQS4
RDQS5
RDQS6
RDQS7
DDRCLK0
DDRCLK7
DDRCLK3
DDRCLK-0
DDRCLK-7
DDRCLK-3
48
43
41
130
37
32
125
29
122
27
141
118
115
103
59
52
113
97
107
119
129
149
159
169
177
140
5
14
25
36
56
67
78
86
47
44
45
49
51
134
135
142
144
9
10
101
102
173
167
154
65
63
157
158
71
163
21
111
137
16
76
138
17
75
116
VDDQ
VSS
100
VDDQ
VDDQ
addr =
1010001b
VSS
VSS
VDDQ
VSS
VDDQ
VSS
VDDQ
VSS
VDDQ
VSS
VDDQ
VSS
VDDQ
VSS
VDDQ
VSS
VDDQ
VSS
VDDQ
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
VREF
VDDID
VSS
VDDQ
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
SCL
SDA
SA0
SA1
SA2
VSS
VDDQ
WP
VSS
3111826344250586674818993
VDDQ
2
4
6
8
94
95
98
99
12
13
19
20
105
106
109
110
23
24
28
31
114
117
121
123
33
35
39
40
126
127
131
133
53
55
57
60
146
147
150
151
61
64
68
69
153
155
161
162
72
73
79
80
165
166
170
171
83
84
87
88
174
175
178
179
1
82
90
92
91
181
182
183
VSS
DIMM-D184-BK
RMD0
RMD1
RMD2
RMD3
RMD17
RMD18
RMD21
RMD22
RMD31
RMD32
RMD41
RMD42
RMD43
RMD44
RMD45
RMD46
RMD47
RMD48
RMD49
RMD50
RMD51
RMD52
RMD53
RMD54
RMD55
RMD56
RMD57
RMD58
RMD62
R162 4.7K
WP
SMBCLK
DIMM DECOUPLING
VCCM VCCM
CB11
0.1u
CB79
0.1u
CB59
0.1u
CB142
0.1u
CB129
0.1u
CB98
0.1u
CB67
0.1uR43
CB25
0.1u
CB90
0.1u
VCCM
WP
SMBCLK 3,13,23,27
SMBDAT 3,13,23,27
VCCM
CB237
0.1u
CB238
0.1u
CB239
0.1u
CB240
0.1u
CB241
0.1u
VCCM
CKE3
CKE2
CKE0
CKE1
3
RN13
1 2
3 4
5 6
7 8
470
2
MICRO-STAR INT'L CO.,LTD.
Title
DDR1 & DDR2
Size Document Number Rev
MS-6533 10
星期五, 十一月
Date: Sheet of
16, 2001
1
10 32