© 1999 Fairchild Semiconductor Corporation DS500179 www.fairchildsemi.com
August 1998
Revised August 1999
GTLP6C816A LVTTL-to-GTLP Clock Driver
GTLP6C816A
LVTTL-to-GTLP Clock Driver
General Description
The GTLP6C816A is a clo ck driv er th at pro vide s LVTTL to
GTLP signal level translation (and vice versa). T he device
provides a high speed interface between cards operating at
LVTTL logic levels and a backplane opera ting at GTL(P)
logic levels. High speed backplane operation is a direct
result of GTL(P)’s reduced output swing (<1V), reduced
input threshold levels and outp ut edge rate control. The
edge rate control minimiz es bus settling time. GTLP is a
Fairchild Semiconducto r derivative of the Gunning Transceiver logic (GTL) JEDEC standard JESD8-3.
Fairchild’s GTL(P) has internal edge-rate control and is
process, voltage, and temperature (PVT) compensated. Its
function is similar to BTL and GT L but with different outp ut
levels and receiver threshold. GTLP output LOW level is
typically less than 0. 5V, the output level HIGH is 1.5V and
the receiver threshold is 1.0V.
Features
■ Interface between LVTTL and GTLP logic levels
■ Edge Rate Control to minimize noise on the GTLP port
■ Power up/down high impedance for live insertion
■ 1:6 fanout clock driver for LVTTL port
■ 1:2 fanout clock driver for GTLP port
■ LVTTL compatible driver and control inputs
■ Flow through pinout optimizes PCB layout
■ Open drain on GTLP to support wired-or connection
■ A Port source/sink −24/+24 mA
■ B Port sink 50 mA
■ −40°C to +85°C temperature capability
■ Low voltage version of GTLP6C816
Ordering Code:
Pin Descriptions Connection Diagram
Order Number Package Number Package Description
GTLP6C816AMTC MTC24 24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pin Names Description
TTLIN, GTLPIN Clock Inputs
(LVTTL and GTLP respectively)
OEB
Output Enable (Active LOW)
GTLP Port (LVTTL Levels)
OEA
Output Enable (Active LOW)
TTL Port (LVTTL Levels)
V
CCT
.GNDT TTL Output Supplies
V
CC
Internal Circuitry V
CC
GNDG OBn GTLP Output Grounds
V
REF
Voltage Reference Input
OA0–OA5 TTL Buffered Clock Outputs
OB0–OB1 GTLP Buffered Clock Outputs