© 2000 Fairchild Semiconductor Corporation DS010147 www.fairchildsemi.com
July 1989
Revised August 2000
100355 Low Power Quad Multiplexer/Latch
100355
Low Power Quad Multiplexer/Latch
General Description
The 100355 contains four transparent latches, each of
which can accept an d store data from two sou rces. When
both Enable (E
n
) inputs are LOW, the data that appears at
an output is controlled by the Sel ect (S
n
) inputs, as shown
in the Operating Mod e table. In addition to routing data
from either D
0
or D1, the Select inputs can force the ou t-
puts LOW for the case wh er e th e latc h i s tr ansp ar ent (bo th
Enables are LOW) and can steer a HIGH signal from either
D
0
or D1 to an output. The Select inputs can be tied
together for applications requiring only that data be steered
from either D
0
or D1. A positive-going signal on either
Enable input latches the outputs. A HIGH signal on the
Master Reset (MR) input over rides all the ot her inputs and
forces the Q outputs LOW. All inputs have 50 k
Ω pull-down
resistors.
Features
■ Greater than 40% power reduction of the 100155
■ 2000V ESD protection
■ Pin/function compatible with 100155
■ Voltage compensated operating range
= −4.2V to −5.7V
■ Available to industrial grade temperature range
Ordering Code:
Devices also availab le in Tape and Reel. Specify by appending th e s uffix let t er “X” to the ordering code.
Logic Symbol
Pin Descriptions
Connection Diagrams
24-Pin DIP
28-Pin PLCC
Order Number Package Number Package Description
100355PC N24E 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100355QC V28A 28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
100355QI V28A 28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
Industrial Temperature Range (
−40°C to +85°C)
Pin Names Description
E
1
, E
2
Enable Inputs (Active LOW)
S
0
, S
1
Select Inputs
MR Master Reset
D
na–Dnd
Data Inputs
Q
a–Qd
Data Outputs
Q
a–Qd
Complementary Data Outputs