© 2000 Fairchild Semiconductor Corporation DS010610 www.fairchildsemi.com
October 1989
Revised August 2000
100354 Low Power 8-Bit Register with Cut-Off Drivers
100354
Low Power 8-Bit Register with Cut-Off Drivers
General Description
The 100354 contains eight D -type edge trigg ered, master/
slave flip-flops with individual inputs (D
n
), true outputs (Qn),
a clock input (CP), an output enable pin (OEN
), and a com-
mon clock enable pin (CEN
). Data enters th e ma ster w h en
CP is LOW and transfers to the slave when CP goes HIGH.
When the CEN
input goes HIGH it overrides all other
inputs, disables the clock, and the Q ou tputs maintain the
last state.
A Q output follows its D input when the OEN
pin is LOW. A
HIGH on OEN
holds the outputs in a cut- off stat e. Th e cu toff state is designed to be more ne gative than a normal
ECL LOW level. This allows the output emitter-followers to
turn off when the termination supply is
−2.0V, presenting a
high impedance to the data bus. This high impedance
reduces termination p ower and prevent s loss of low state
noise margin when several loads share the bus.
The 100354 outputs are design ed to drive a doubly terminated 50
Ω transmission line (25Ω load impedance). All
inputs have 50 k
Ω pull-down resistors.
Features
■ Cut-off drivers
■ Drives 25
Ω load
■ Low power operation
■ 2000V ESD protection
■ Voltage compensated operating range
= −4.2V to −5.7V
■ Available to industrial grade temperature range
Ordering Code:
Devices also availab le in Tape and Reel. Specify by appending th e s uffix let t er “X” to the ordering code.
Logic Symbol
Pin Descriptions
Connection Diagrams
24-Pin DIP
28-Pin PLCC
Order Number Package Number Package Description
100354PC N24E 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100354QC V28A 28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
100354QI V28A 28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
Industrial Temperature Range (
−40°C to +85°C)
Pin Names Description
D
0–D7
Data Inputs
CEN
Clock Enabl e Input
CP Clock Input (Active Rising Edge)
OEN Output Enable Input
Q
0–Q7
Data Outputs