Denon AVR-5803, AVC-A1SR Schematic

SERVICE MANUAL

For U.S.A., Canada,
Europe, Asia, China &
Taiwan R.O.C. model

Hi-Fi Component

MODEL

MODEL

AVR-5803
AVC-A1SR

AV SURROUND RECEIVER / AMPLIFIER

Charger Base Station

AVR-5803 model only

 Some illustrations using in this service manual are slightly different from the actual set.

16-11, YUSHIMA 3-CHOME, BUNKYOU-KU, TOKYO 113-0034 JAPAN

Telephone: [phone]

X0142 1174 NC 0204

AVR-5803/AVC-A1SR

SAFETY PRECAUTIONS

The following check should be performed for the continued protection of the customer and service technician.

LEAKAGE CURRENT CHECK

Before returning the unit to the customer, make sure you make either (1) a leakage current check or (2) a line to chassis
resistance check. If the leakage current exceeds 0.5 milliamps, or if the resistance from chassis to either side of the
power cord is less than 460 kohms, the unit is defective.

SPECIFICATIONS

Audio Section

Power amplifier:

Rated output: Stereo (2 ch driven)
(All properties shown are only for the 170 W + 170 W (8 Ω/ohms, 20 Hz ~ 20 kHz with 0.05 % T.H.D.)
power amplifer stage.) 200 W + 200 W (6 Ω/ohms, 20 Hz ~ 20 kHz with 0.05 % T.H.D.)
Dynamic power: 190 W × 2 ch (8 Ω/ohms)

Output terminals: Front/Center: 6~16 Ω/ohms

Analog:

Input sensitivity/input impedance: 200 mV/47 kΩ/kohms
Frequency response: 10 Hz ~ 100 kHz: +0, −3 dB (DIRECT mode)
S/N: 105 dB (DIRECT mode)
Distortion: 0.005 % (20 Hz ~ 20 kHz) (DIRECT mode)
Rated output/maximum output: 1.2 V/8 V

Digital:

D/A output: Rated output  2 V (at 0 dB playback)

Digital input: Format  Digital audio interface

Phono equalizer (PHONO input

Input sensitivity: 2.5 mV
RIAA deviation: ±1 dB (20 Hz to 20 kHz)
Signal-to-noise ratio: 74 dB (A weighting, with 5 mV input)
Rated output/Maximum output: 150 mV/8V
Distortion factor: 0.03 % (1 kHz, 3 V)



 REC OUT):



310 W × 2 ch (4 Ω/ohms)
390 W × 2 ch (2 Ω/ohms)

Surround: A or B 6 ~ 16 Ω/ohms

Total harmonic distortion  0.003 % (1 kHz, at 0 dB)
S/N ratio  115 dB
Dynamic range  112 dB

A + B 8~ 16 Ω/ohms

Video Section

Standard video jacks

Input/output level and impedance: 1 Vp-p, 75 Ω/ohms
Frequency response: 5 Hz ~ 10 MHz  +0, −3 dB

S-video jacks

Input/output level and impedance: Y (brightness) signal  1 Vp-p, 75 Ω/ohms

Frequency response: 5 Hz ~ 10 MHz  +0, −3 dB

Color component video terminal:

Input/output level and impedance: Y (brightness) signal  1 Vp-p, 75 Ω/ohms

Frequency response: DC ~ 30 MHz  +0, −3 dB

Tuner Section (AVR-5803 only)

Receiving range: 87.5 MHz ~ 107.9 MHz 520 kHz ~ 1710 kHz
Usable sensitivity: 1.0 µV (11.2 dBf) 18 µV
50 dB Quieting sensitivity: MONO 1.6 µV (15.3 dBf)

Signal to Noise Ratio (IHF-A): MONO 80 dB 50 dB

Total Harmonic Distortion (at 1 kHz): MONO 0.15 %

C (color) signal  0.286 Vp-p, 75 Ω/ohms

Cb (blue) signal  0.7 Vp-p, 75 Ω/ohms
Cr (red) signal  0.7 Vp-p, 75 Ω/ohms

[FM] (note: µV at 75 Ω/ohms, 0 dBf = 1 × 10

STEREO 23 µV (38.5 dBf)

STEREO 75 dB

STEREO 0.3 %

-15

W) [AM]

General

Power supply: AC 120 V, 60 Hz (U.S.A., Canada & Taiwan R.O.C. model)

Power consumption: 12 A (U.S.A., & Canada model)

Maximum external dimensions: 434 (W) × 216 (H) × 486 (D) mm (17-3/32″ × 8-1/2″ × 19-9/64″)
Mass: 29 kg (61 lbs 11.7 oz)

AC 230 V, 50 Hz (Europe & Asia model)
AC 220 V, 50 Hz (China model)

720 W (Europe, Asia & China model)
670 W (Taiwan R.O.C. model)

Remote Control Unit (RC-8000) AVR-5803 model / (RC-871) AVC-A1SR model

Batteries: LR6/AA Type (four batteries)
External dimensions: 96 (W) × 38 (H) × 168.5 (D) mm (3-25/32″ × 1-1/2″ × 6-41/64″)
Mass: 242 g (Approx. 8.5 oz) (not including batteries)

* For purposes of improvement, specifications and design are subject to change without notice.

2

AVR-5803/AVC-A1SR

WIRE ARRANGEMENT

If wire bundles are untied or moved to perform adjustment or parts replacement etc.,be sure to rearrange them neatly as they
were originally bundled or placed afterward.
Otherwise, incorrect arrangement can be a cause of noise generation.

Wire arrangement viewed from the top

Front Panel side

Wire arrangement viewed from the side (left)

Back Panel side

Back Panel side

Front Panel side

3

Wire arrangement viewed from the bottom

AVR-5803/AVC-A1SR

Front Panel side

Wire arrangement viewed from the side (right)

Front Panel side

Back Panel side

Back Panel side

4

DISASSEMBLY

( Follow the procedure below in reverse order when reassembling )

Top Cover

1. Remove 8 screws

2. Detach the Top Cover as shown in the arrow direction.

Side Cover

Remove 4 screws

on the top.

1

and 8 screws 3.

2

AVR-5803/AVC-A1SR

1

Top cover

2

Side Cover

3

Front Panel

1. Remove 3 screws

2. Remove 5 screws

3. Disconnect FFC wire from its connector, and detach the
Front Panel in the arrow direction.

4

.

4

.

5

Front Panel

3

2

Side Cover

3

3

5

FFC Wire

5

5

P.W.B.s on Front Panel

1. FLD P.W.B. & Master VR P.W.B.
Remove 6 screws
knob and nut.

2. Tact SW P.W.B.
Remove 8 screws
knobs and nuts.

3. Remo-con. P.W.B.
Remove 2 screws
knob and nut.

4. Power SW P.W.B.

Remove 2 screws

after taking off the master volume

6

after taking off the tone volume

7

after taking off the input selector

8

.

9

Power SW P.W.B.

9

8

AVR-5803/AVC-A1SR

7

6

6

Master Volume P.W.B.

Tact SW P.W.B.

Remo-con. P.W.B.

Input Selector Knob

Pre-reg. P.W.B. / Reg. Drive P.W.B. /
Connect P.W.B. Block

1. Cut and remove 6 wire clampers from the Fan Bracket (L)
and (R).

2. Remove 4 screws

3. Remove 2 screws
Reg. Drive P.W.B., and Connect P.W.B. Block.

and take off the Fan Unit.



and pull up the Pre-reg. P.W.B.,



Wire Clampers



FLD P.W.B.

Master Volume Knob

Tone Knob

FAN Bracket (L)





FAN Bracket (R)

Pre-reg. P.W.B. / Reg. Drive P.W.B. /
Connect P.W.B. Block

Wire Clampers

6

S. Video P.W.B. / C. Video P.W.B. / Comp.
Video P.W.B. Block

AVR-5803/AVC-A1SR

1. Take off the Fan unit, then remove 2 screws
the cover.

2. Remove 6 screws
screws
Panel.

3. Release 2 hooks of the holder fixing the S. Video P.W.B.

for AVC-A1SE model), and detach the Back

#

, 4 screws ", 47 screws # (45

!

AVR-5800 only

to detach



Back Panel

"

#

!

#

S. Video P.W.B.

Holder

"

#



Cover

Holder

!

Power Amp L/R P.W.B.

1. Remove 30 screws
Power Amp L/R P.W.B. (L side: 14, R side: 16)

2. Remove 8 screws

of the wires connecting to the

$

fastening to the chassis.

%

$

%

Power Amp (L)

$

P.W.B.

%

%

%

Power Amp (R) P.W.B.

$

$

7

Front Chassis, Primary P.W.B., H/P P.W.B.

AVR-5803/AVC-A1SR

1. Remove 6 screws

2. Detach the Front Chassis by pulling upward to release 4
hooks.

3. Remove 3 screws
H/P P.W.B.

.

&

and snap plate, then detach the

20

Hook

&

Front Chassis

&

Hook

20

Snap Plate

H/P P.W.B.

20

8

9

AVR-5803/AVC-A1SR

Clock Flow

CLOCK FLOW & WAVE FORM IN DIGITAL BLOCK

24.576MHz

IEEE1394 BOARD

IC677

(3)

SYSCK BCK LRCK SDATA

256fs 64fs fs F/FL FR C S SB SW 256fs 64fs fs F C S SB

(18) (16) (17) (15) OUT OUT OUT OUT OUT OUT OUT OUT OUT IN IN IN IN IN IN IN

INPUT

SELECTOR ADIN(22)

(5) (7) (8) (136) (137) (139) (141) (142) (143) (118) (116) (113) (131) (132) (133) (134)
SN74HC FIN FRIN CIN SIN SBIN SWIN F C S SB
151APW SBCK(24) (27)IN_64fsO

(5) (2)RX0

S

LRCK(23) (28)IN_fsO DAC256fs(100) (7)SCKI/BCK

IC517 (4)RX2 DAC64fs(98) (6)BCK

(5)RX3 RMCK(16) (18)IN_256fs DACfs(96) (4)LRCK

RBCK(17) (23)IN_64fsI DAC_FDATA(92) (5)DATA/DATAL

(29)XIN

LRCK(20) (25)IN_fsI DAC_FDATAN(91) (15)MUTE/DATAR
RECOUT RDATA(21) (29)IN_FDATA FL/FRch
SELECTOR DAC_CDATA(87)

IC519 (30)IN_CDATA DAC_CDATAN(86)

(31)IN_SDATA DAC_SDATA(84)

ADIN(22) DAC_SDATAN(83)

(32)IN_SBDATA
DIGITAL (48)TXO RBCK(17) DAC_SBDATA(81)
EXT.IN RLRCK(20) DAC_SBDATAN(80) (7)SCKI/BCK

IC511 RDATA(21) (6)BCK
IC512 (4)RX2 1TFS(45) (72)2RFS (4)LRCK

(5)RX3 TMCK(44) 1TCLK(44) (71)2RCLK (5)DATA/DATAL

TBCK(45) (15)MUTE/DATAR

DENON TLRCK(46) 1F_T(56) (70)2F_R C/SWch

LINK (29)XIN TDATA(47) 1C_T(55) (69)2C_R

IC523 1S_T(54) (68)2S_R

1SB_T(53) (67)2SB_R

FL/FR

C/SW ADIN(22)

(4)RX2 (42) (41) (40) (39) (38) (37)

(78) (74) (63) (62) (61) (60)

SL/SR (5)RX3 RBCK(17) 1RFS 1RCL

K

1F_R 1C_R 1S_R 1SB_R

2TFS 2TCLK 2F_T 2C_T 2S_T 2SB_T

(7)SCKI/BCK

RLRCK(20) (6)BCK

IC524 (29)XIN

DATA(21) (4)LRCK

(5)DATA/DATAL

UPLINK (15)MUTE/DATAR

(B05) (D05) (E04) (C05) (C06) (D06) (C08) (A07) (C07) (B07) (B08) (A08) SL/SRch
SFS0 SCLK0 SD0A SD0B SD1A SD1B SFS2 SCLK2 SD2A SD2B SD3A SD3B

ADIN(22) (D07) (B06) (C09) (D09)

SFS1 SCLK1 SFS3 SCLK3

(4)RX2 RBCK(17)

RLRCK(20) SFS2(C08) (B05)SFS0

(29)XIN

DATA(21) SFS3(C09) (D07)SFS1

SCLK2(A07) (D05)SCLK0

TMCK(44) SCLK3(D09) (B06)SCLK1 (7)SCKI/BCK

TBCK(45) (6)BCK

(48)TXO TLRCK(46) SD2A(C07) (E04)SD0A (4)LRCK

TDATA(47) SD2B(B07) (C05)SD0B (5)DATA/DATAL

GND SD3A(B08) (C06)SD1A (15)MUTE/DATAR

SD3B(A08) (D06)SD1B SBL/SBRch

ADSP-21161

N

IC806,856,906,956

ICPCM1804

IC103

DSP2

ADSP-21161

N

IC611

IC801

PLD

EPM3128ATC144-10

PCM1738E

DSP1

D/A CONVERTER

iLINK_256fs/64fs/fs iLINK_256fs/64fs/fs

PCM1738E

IC901

IC203

IC303

IC403

LC89057W

LC89057W

IC600

DIR/DIT

LC89057W

IC625

PCM1738E

PCM1738E

A/D CONVERTER

DIR

DIR

DIR/DIT

IC650

IC675

LC89057W

1

2

2

2

2

2

3

* "

fs" is a sampling frequency of input digital signal.

e.g.: sampling frequency 48kHz→fs=48kHz

* 64fs and 256fs are 64or 256 times the sampling
fequency respectively.
e.g.: sampling frequency 48kHz
64fs: 48kHzX64=3.072MHz
256fs: 48kHzX256=12.288MHz

* The sampling frequency for analog input is fixed
to 48kHz internally.

* (No.) indicates the pin number of individual IC.

* The arrow indicates the direction of signal flow,
as the input terminal pointed by the arrowhead
and the output terminal by the opposite.

Wave Form (fs=48kHz)

AVR-5803/AVC-A1SR

CH1

1

CH1 DATA

CH2 fs

2

CH3 64fs

CH1 64fs

CH2 fs

3

CH3 256fs

CH4

FRONT DATA

10

10

DIGITAL IN

A/D IN

A/D DSP1 DSP2

GIC

ATT

MUTEMUTE

MUTE

D/A

L

−

L+

R+

R

−

DVD

TO RECOUT

FROM Rch

TO
SWch

FROM
CENTER ch

FROM
CENTER ch
(282mV)

TO SW ch

When FL+FR Input
(FL ch only: 6dB down)

−

3dB

1dB

TO ZONE1

INPUT

BUFF. AMP

ANALOG
SW AMP

DIFF.
AMP

DIFF.
AMP

TONE

AMP

BUFF.

AMP

BUFF.

AMP

BUFF.

AMP

REV.
AMP

BUFF.

AMP

BUFF. &

L.P.F

BUFF. &

H. P. F

E. VOL &

PRE AMP

POWER

AMP

H/P AMP

PRE OUT BUFF. AMP

A/D IN

REV. AMP

I/V

EXT. IN

VOL

CD

EXT.

IN1

EXT.

IN2

50dB

40dB

30dB

20dB

10dB

0dBFS (2Vpp)

D/A (differencial each terminal)

A/D (differencial each terminal)

Config. 1: SW - Yes

Config. 2: SW - No

(0+5)
5dB EXT IN

17dB
(12+5)

DIGITAL IN

−

32dBFS

Dolby Standard Limit (

−

3dB)

Max. Output Level

A/D IN

−

34dBFS

A/D

−

10dBFS

−

11dB

−

20dBFS

−

30dBFS

0dB

(200mV)

−

10dB

−

20dB

0dBFS

(1.12V)

−

10dBFS

3dB

(10.6V)

(7.96V)

−

5dB (13-18)

−

16.5dB

16.5dB

16.4dB

PRE OUT
150mV
(

−

2.5dB)

H/P OUT
(

−

8.7dB)

(73mV/8

Ω

)

SP OUT

4.23V
(2.23W/8

Ω

)

−

22.6dB

(

−

6.5+6)

−

0.5dB

−

3dB

2dB Adjusted with VR
when A/D IN

−

20dBFS

−

30dBFS

−

40dBFS

−

22dBFS

SP OUT

H/P OUT

PRE OUT

Config. 1

Config. 2

LEVEL DIAGRAMS (1/5)

FRONT ch

11

4

32

1 5678

D

C

B

A

E

AVR-5803/AVC-A1SR

12

4

32

1

WIRING DIAGRAMS (2/5)

5678

D

C

B

A

E

AVR-5803/AVC-A1SR

A/D DSP1 DSP2

GIC

ATT

MUTE

MUTE

MUTE

D/A

L

−

L+

R+

R

−

TO FRONT L/R

INPUT

BUFF. AMP

DIFF.

AMP

DIFF.
AMP

TONE

AMP

BUFF.

AMP

GAIN

ADJUST

REV.
AMP

BUFF.

AMP

POWER AMP

E. VOL &

PRE AMP

A/D IN

REV. AMP

I/V

EXT. IN

VOL

EXT.

IN1

EXT.

IN2

50dB

40dB

30dB

20dB

10dB

0dBFS (2Vpp)

A/D (differencial input each terminal)

D/A (differencial output each terminal)

2dB
HEAD
ROOM
arranged

5dB

DIGITAL IN

Max. Output Level

A/D IN

−

22dB

A/D

−

10dBFS EXT INEXT IN

−

11dB

−

20dBFS

−

30dBFS

0dB

(200mV)

−

10dB

−

20dB

0dBFS

−

10dBFS

3dB

(2.83Vrms)

−

5dB

−

16.5dB

16.5dB

29dB

PRE OUT
150mV

SP OUT

4.23V
(2.23W/8

Ω

)

−

0.5dB

(

−

6.5+6)

−

3dB

2dB Adjusted with VR
when A/D IN

−

20dBFS

−

30dBFS

−

40dBFS

SP OUT

PRE OUT

FROM
ANALOG L

TO
SWch

PRE OUT BUFF. AMP

CENTER ch

13

4

32

1

WIRING DIAGRAMS (3/5)

5678

D

C

B

A

E

AVR-5803/AVC-A1SR

A/D DSP1 DSP2

GIC

ATT

MUTE

MUTE

MUTE

D/A

L

−

L+

R+

R

−

INPUT

BUFF. AMP

DIFF.
AMP

DIFF.
AMP

TONE

AMP

BUFF.

AMP

GAIN

ADJUST

REV.
AMP

BUFF.

AMP

E. VOL &

PRE AMP

POWER AMP

PRE OUT BUFF. AMP

A/D IN

REV. AMP

I/V

EXT. IN

VOL

EXT.

IN1

EXT.

IN2

50dB

40dB

30dB

20dB

10dB

0dBFS

A/D (differencial input each terminal)

D/A (differencial output
each terminal)

2dB
HEAD
ROOM
arranged

5dB

5dB

3dB

9dB

Config. 1

Config. 2

Max. Output Level

A/D

−

10dB EXT INEXT IN

−

11dB

−

20dBFS

−

30dBFS

0dB

(200mV)

−

10dB

−

20dB

0dBFS

−

10dBFS

3dB

(7.96Vrms)

−

5dB

−

16.5dB

16.5dB

29dB

PRE OUT
150mV

SP OUT

4.23V
(2.23W/8

Ω

)

−

0.5dB

(

−

6.5+6)

−

3dB

2dB Adjusted with VR
when A/D IN

−

20dBFS

−

30dBFS

−

40dBFS

SP OUT

PRE OUT

FROM
ANALOG L/R

Config. 1 −23dB (A/D IN −25dB)
Config. 2

−

29dB (A/D IN −31dB)

SURROUND ch

14

4

32

1

WIRING DIAGRAMS (4/5)

5678

D

C

B

A

E

AVR-5803/AVC-A1SR

FROM
FLch

A/D DSP1 DSP2

GIC

ATT

MUTE

MUTE

TO ZONE 2
(AVR MODEL ONLY)

MUTE

AVR

MODEL

ONLY

D/A

L

−

L+

R+

R

−

INPUT

BUFF. AMP

DIFF.

AMP

DIFF.
AMP

TONE

AMP

BUFF.

AMP

GAIN

ADJUST

REV.
AMP

BUFF.

AMP

E. VOL &

PRE AMP

POWER AMP

PRE OUT BUFF. AMP

A/D IN

REV. AMP

I/V

EXT. IN

VOL

EXT.

IN1

EXT.

IN2

ZONE 2

50dB

40dB

30dB

20dB

10dB

0dBFS (2Vpp)

A/D (differencial input each terminal)

D/A (differencial output
each terminal)

5dB

DIGITAL IN

−

23dBFS

SB: When 2 Speaker Used

Max. Output Level

A/D IN

−

25dBFS

A/D

−

10dBFS EXT INEXT IN

−

11dB

−

20dBFS

−

30dBFS

0dB

(200mV)

−

10dB

−

20dB

0dBFS

−

10dBFS

3dB

(2.83Vrms)

−

5dB

−

0.5dB

(

−

6.5 + 6)

−

0.5dB

29dB

D/A OUT

SP
OUT

PRE
OUT

150mV
106mV
(D/A OUT)

4.23V
(2.23W/8

Ω

)

2.99V
(1.12W/8

Ω

)

−

3dB

2dB Adjusted
with VR when A/D IN

−

20dBFS

−

30dBFS

−

40dBFS

SP OUT

PRE OUT

FROM
ANALOG L/R

TO
SRch

SURROUND BACK ch

15

4

32

1

WIRING DIAGRAMS (5/5)

5678

D

C

B

A

E

AVR-5803/AVC-A1SR

A/D DSP1 DSP2

GIC

ATT

MUTE

D/A

L

−

L+

R+

R

−

INPUT

BUFF. AMP

DIFF.
AMP

DIFF.
AMP

TONE

AMP

BUFF.

AMP

GAIN

ADJUST

REV.
AMP

BUFF.

AMP

E. VOL &

PRE AMP

A/D IN

REV. AMP

I/V

EXT. IN

VOL

EXT.

IN1

EXT.

IN2

50dB

40dB

30dB

20dB

10dB

0dBFS

A/D (differencial input each terminal)

D/A (differencial output
each terminal)

8.5dB
(2.5+6)

DIGITAL IN

When LFE

−

30dBFS

Max. Output Level

When F/L+F/R Both-ch Input

A/D IN

−

22dB

A/D IN

−

10dBFS

ANALOG SW

EXT IN

−

11dB

−

20dBFS

−

30dBFS

−

35dBFS

−

40dBFS

0dB

(200mV)

−

10dB

−

15dB

(35.6mV)

−

20dB

0dBFS

−

10dBFS

EXT IN

EXT IN VOL Adjust Value

Setting 0dB +5dB +10dB +15dB (Default)
Except EXT IN Path −5dB 0dB +5dB +10dB
Through EXT IN A/D −15dB −10dB −5dB 0dB

9.5dB

(8.93Vrms)

−

5dB

5dB

(10dB adjusted)

−

16.5dB

16.5dB

150mV

300mV

7.5dB

(1.5+6)

2dB Adjusted with VR when A/D IN

−

3dB

−

20dBFS

−

30dBFS

−

40dBFS

−

38dBFS

PRE OUT

FROM
ANALOG R

ANALOG SW

MUTE

PRE OUT

TO

CENTER

ch

PRE OUT

BUFF. AMP

SW ch

ADJUSTMENT

Tuner Section (AVR-5803 only)

CONNECTION DIAGRAM OF MEASURING INSTRUMENTS



 FM



1U-3298 TUNER UNIT

STEREO
MODULATOR

AVR-5803/AVC-A1SR



 AM



FMSSG

DIGITAL
VOLTMETER

75ohm

T302

9 pin

IC303

20 pin

VR301

VR302

1U-3298 TUNER UNIT

OSCILLOSCOPE

UT

AM IF

GND

AM

IC303

12 pin

T304

16

FM/MPX ALIGNMENT

Output Adjust

Modulation Coupling Type Connect to Points Adjust to

Remarks

None

Antenna

Te r m i n a l

Digital

Voltmeter

IC303

9

, 20 pin

T302 r 50mV

Function : FM

Mode : Auto

Stereo (L)

1kHz 100%

Antenna

Te r m i n a l

AC

Voltmeter

AUDIO

OUT

Te r mi n al (R )

VR302

Maximum

Separation



Off

Antenna

Te r m i n a l

VR301

Light

“TUNED”

FLD

Character



Output Adjustment

Type Connect to Points Adjust to

Remarks

Oscilloscope IC303 12Pin T304

Maximum height and best

symmetry curve

Alignment

Step

1 Tuning Center 98.1 MHz FM SSG 98.1 MHz 60 dBP

2 Separation 98.1 MHz FM SSG 98.1 MHz 60 dBP

3 Signal Level 98.1 MHz FM SSG 98.1 MHz 20 dBP

AM ALIGNMENT

Step

1IF 

Item

Alignment

Item

Tuning

Frequency

Setting

Frequency Input

Type Frequency Input Level

IF SWEEP

(Input level is not over to work A.G.C.)

Input

AVR-5803/AVC-A1SR

17

AVR-5803/AVC-A1SR

Audio Section

Idling Current (1U-3296-1, 2)

Required measurement equipment : DC Voltmeter

Preparation

(1) Avoid direct blow from an air conditioner or an electric fan, and adjust the unit at normal room tempereture 15 °C ~ 30

°C (59 °F ~ 86 °F).

(2) Presetting

● POWER (Power sourse switch) → OFF

● SPEAKER (Speaker terminal) → No load (Do not connect speaker, dummy resistor, etc.)

Adjustment

(1) Remove top cover and set VR131, VR231, VR331 on 1U-3296-1 (Power Amp. L unit), VR132, VR232, VR332,

VR432 on 1U-3296-2 (Power Amp. R unit) at full counterclockwise (

(2) Connect DC Voltmeter to test points (FRONT-Lch: TP101, FRONT-Rch: TP102, CENTER ch: TP402, SURROUND-

Lch: TP201, SURROUND-Rch: TP202, SURROUND BACK-Lch: TP301, SURROUND BACK-Rch: TP302).

(3) Connect power cord to AC Line, and turn power switch "ON".

) position.

(4) Presetting. MASTER VOLUME : "---" counterclockwise (

min.)

MODE : 5CH/7CH STEREO
FUNCTION : CD

(5) Within 2 minutes after the power on, turn VR131 clockwise (

) to adjust the TEST POINT voltage to 3 mV ±0.5 mV

DC.

(6) After 10 minutes from the preset above, turn VR131 to set the voltage to 3 mV ±0.5 mV DC.
(7) Adjust the Variable Resistors of other channels in the same way.

1U-3296-1

VR131

TP101

DC Voltmeter

VR231

TP201

VR331

Power Trans

1U-3296-2

VR132

TP102

VR432

TP402

VR232

TP202

VR332

TP301

TP302

18

SEMICONDUCTORS



 IC’s



Note: Indication before IC No. (SW) denotes “USW-107”.

AVR-5803/AVC-A1SR

M30802S
(IC713) (MAIN)

TRG/RXD4

/SCL4/STXD

)

)

)

)

)

)

)

)

)

)

0

1

2

/INT4

14

D

6

103 P1

6P9

3

D

X

/ST

3

/SCL

3

D

X

/R

1IN

/TB

1

/INT5

15

/D

7

102 P1

7P9

3

/CLK

0IN

/TB

0

3

(/D

(/D

(/D

(/D

0

1

2

3

/A

/A

/A

/A

0

1

2

3

99 P2

98 P2

101 P2

100 P2

8P14

9P14

10P14

11P14

6

5

4

3

/INT3

9

10

11

12

13

/D

/D

/D

/D

/D

1

2

3

4

5

108 P1

107 P1

106 P1

105 P1

1P9

4

D

X

/SR

4

/SDA

4

D

X

/T

1

/ANEX

6

2P9

4

/CLK

0

/ANEX

5

3P9

4

/SS

4

/RTS

4

/CTS

4IN

/TB

1

/DA

4

4P9

3

/SS

3

/RTS

3

/CTS

3IN

/TB

0

/DA

3

104 P1

5P9

3

D

X

/SR

3

/SDA

3

D

X

/T

2IN

/TB

2

109P10/D

8

110P07/D

7

111P06/D

6

112P05/D

5

113P04/D

4

114P11

4

115P11

3

116P11

2

117P11

1

118P11

0

119P03/D

3

120P02/D

2

121P01/D

1

122P00/D

0

123P15

7

124P15

6

125P15

5

126P15

4

127P15

3

128P15

2

129P15

1

130V

SS

131P15

0

132V

CC

133P107/AN7/KI3

134P106/AN6/KI2

135P105/AN5/KI1

136P104/AN4/KI0

137P103/AN

3

138P102/AN

2

139P101/AN

1

140AV

SS

141P100/AN

0

142V

REF

143AV

CC

144P97/AD

4

8

)

)

)

)

4

5

6

7

(/D

(/D

(/D

(/D

(MA0)(/D

4

5

6

7

8

/A

/A

/A

/A

/A

4

5

6

7

0

SS

97 P2

96 P2

95 P2

93 V

92 P3

94 P2

TOP VIEW

12P14

13P14

14P14

15BYTE

16CNV

17P8

2

1

0

SS

CIN

/X

7

CC

91 V

18P8

COUT

/X

6

0

90 P12

19RESET

)

9

(MA1)(/D

9

1

2

3

4

/A

1

89 P12

88 P12

87 P12

86 P12

85 P3

20X

21V

22X

23V

24P8

IN

SS

CC

OUT

/NMI

5

10

11

(MA2)(/D

(MA3)(/D

10

11

/A

/A

2

3

84 P3

83 P3

25P8

26P8

2

1

/INT

/INT

4

3

12

13

(MA4)(/D

(MA5)(/D

12

13

/A

/A

4

5

82 P3

81 P3

27P8

28P8

0

/U

4IN

/INT

2

/TA

1

)

14

15

(MA6)(/D

(MA7)(/D

14

15

/A

/A

6

7

79 P3

80 P3

29P8

30P7

/U

3IN

/TA

4OUT

7

/TA

0

(MA8)

16

/A

0

78 P4

31P7

3OUT

/TA

6

(MA9)

(MA10)

(MA11)

17

18

19

/A

/A

/A

1

2

3

SS

CC

77 P4

76 V

75 P4

73 P4

74 V

72 P44/CS3/A20(MA12)

71 P45/CS2/A

70 P46/CS1/A

69 P47/CS0/A

68 P12

67 P12

66 P12

65 P50/WRL/WR/CASL

64 P51/WRH/BHE/CASH

63 P52/RD/DW

62 P53/BCLK/ALE/CLK

61 P13

60 P13

59 V

58 P13

57 V

56 P13

55 P54/HLDA/ALE

54 P55/HOLD

53 P56/ALE/RAS

52 P57/RDY

51 P13

50 P13

49 P13

48 P13

47 P6

46 P6

45 P6

44 P63/TXD

43 P64/CTS1/RTS1/CTS0/CLKS

42 P65/CLK

41 V

40 P66/RXD

39 V

38 P67/TXD

37 P70/TXD2/SDA2/TA

32P7

33P7

34P7

35P7

36P7

/V

/V

5IN

/W

/W

4IN

2IN

OUT

/TB

2OUT

/TA

/TA

0IN

2

5

/TA1

/TA

2

4

/TA

2

/RTS

2

/CLK

2

/SCL

2

/CTS

D

3

X

/R

1

5

6

7

0

1

CC

2

SS

3

4

5

6

7

0

/CTS0/RTS

1

/CLK

2/RXD0

SS

CC

21

22

23

OUT

0

0

0

1

1

1

1

0OUT

M30802S Terminal Function

Pin

Pin Name Symbol

No.

1 P96/TxD4 TxD MAIN O C — — — Z L 1394 comm. control terminal
2 P95/CLK4 CLK MAIN O C — — — Z L 1394 comm. control terminal
3 P94/CTS4 CS MAIN O C — — — Z L 1394 comm. control terminal
4 P93/CTS3 REQ MAIN O C — — — Z L 1394 comm. control terminal
5 P92/TXD3 OSD DATA O C — — — Z L OSD control terminal (M35015)
6 P91/RXD3 OSD STB O C — — — Z H OSD control terminal (M35015)
7 P90/CLK3 OSD CLK O C — — — Z H OSD control terminal (M35015)
8 P146 OSD RST O C — — — Z H OSD control terminal (M35015)
9 P145 ACK MAIN I — Lv — — Z — 1394 comm. control terminal

10 P144 BOOT I — Lv — — Z — Boot control terminal (H: Normal, L: When rewrite boot

11 P143 SP.EXP. STB O C — — — Z L
12 P142 SYNC. DET I — Lv — Eu Z — Sync. detect input (H: External sync.)
13 P141 S SIG. DET I — Lv — Eu Z — S signal detect input (H: S signal input)
14 P140 S MONI. DET I — Lv — Eu Z — S monitor connection detect input (L: Connected)
15 BYTE BYTE ———————GND (Ext. data bus bit width switching, L: 16bit)
16 CNVCS CNVSS ———————
17 P87 SEL D (I) I — Lv — Eu Z — Input Selector turn detect input (Rotary encoder)
18 P86 SEL C (I) I — Lv — Eu Z — Input Selector turn detect input (Rotary encoder)
19 RESET _RESET I — Lv Iu -— L — Reset input
20 XOUT X1 O ——————Oscillator connection
21VSS VSS ———————GND
22XIN X2 I ——————Oscillator connection
23VCC VCC ———————+5V
24 P85/NMI _NMI I ——————Not used (Fixed to H)

Det FunctionI/O Type Ext Int Res Init

program activation)
Port Expander control output for speaker output (BU4094B)

+5V (Single-chip/Microprocessor mode switching, H: Microprocessor)

19

AVR-5803/AVC-A1SR

Pin

Pin Name

No.

25 P84/INT2 _B. DOWN I —
26 P83/INT1 _PROTECT I —
27 P82/INT0 REMOCON I —
28 P81 SEL A (M) I — Lv — Eu Z — Master Volume turn detect input (Rotary encoder)
29 P80 SEL B (M) I — Lv — Eu Z — Master Volume turn detect input (Rotary encoder)
30 P77 ADOVER O C — — — Z L
31 P76 RSPOWER O C — — — Z L Same logic with Power Port
32 P75 V.EXP OE O C — — — Z L Port Expander control output for Video circuit (BU4094B)
33 P74 V. EXP STB O C — — — Z L Port Expander control output for Video circuit (BU4094B)
34 P73/CTS2 E2P CS/VSDA O C — — — Z L EEPROM control/Video IC (Chroma-decoder, 3D Y/C)

35 P72/CLK2 E2P CLK/VSCL O C — — — Z L EEPROM control/Video IC (Chroma-decoder, 3D Y/C)

36 P71/RXD2 E2P DI/C. DET I — Lv — — Z —
37 P70/TXD2 E2P DO/V. DET O/I N — — — Z L EEPROM control/Video signal detect port (5803 only)
38 P67/TXD1 TxD O C — — — Z L Data send output to external
39VCC VCC ———————+5V
40 P66/RXD1 RxD I — Lv — — Z — Data receive input from external
41VSS VSS ———————GND
42 P65/CLK1 RESET2 O C — — — Z L Output for Sub-mcom reset
43 P64/CTS1 ACK O C — — — Z — Main/Sub-mcom comm. control terminal
44 P63/TXD0 MOSI O C — — — Z L Main/Sub-mcom comm. control terminal
45 P62/RXD0 MISO I — Lv — — Z — Main/Sub-mcom comm. control terminal
46 P61/CLK0 CLK I/O (C) — — — Z Main/Sub-mcom comm. control ter minal
47 P60/CTS0 REQ I — Lv — Eu Z — Main/Sub-mcom comm. control terminal
48 P137 E2P/VOE O C — — — Z L E2P and Video control por t (P70~73) switching terminal

49 P136 EXP CLK O C — — — Z L Expander control CLK output
50 P135 EXP DATA O C — — — Z L Expander control DATA output
51 P134 MUTE POWER O C — — — Z L Same logic with Power Port (H 30ms before POWER port

52 P57/RDY /RDY I — — — Eu Z — Not used (Fixed to H)
53 P56/ALE ALE O C — — — — L Not used (NC)
54 P55/HOLD /HOLD I — — — Eu Z — Not used (Fixed to H)
55 P54/HLDA /HLDA O C — — — H L Not used (NC)
56 P133 POWER O C — — — Z H Power Relay control output (H: ON)
57VSS VSS ———————GND
58 P132 SP. EXP OE O C — — — Z H
59VCC VCC ———————+5V
60 P131 FL RST O C -— — — Z H FLD control terminal (LC75711NE)
61 P130 FL CE O C — -— — Z H FLD control terminal (LC75711NE)
62 P53/BCLK BCLK O C — — — Z L Not used (NC)
63 P52/RD /RD O C — — — H L Flash ROM control terminal
64 P51/BHE /BHE O C — — — — L Not used (NC)
65 P50/WR /WR O C — — — H L Flash ROM control terminal
66 P127 PL/FL/LED DATA O C — — — Z L
67 P126 PL/FL/LED CLK O C — — — Z L
68 P125 PLL STB O C — — — Z L PLL control terminal (LC72131)
69 P47/CS0/A23 FLASH CE O C — — — — L Control output for Flash ROM
70 P46/CS1/A22 CS1 O C — — — — L Not used
71 P45/CS2/A21 CS2 O C — — — — L Not used
72 P44/CS3/A20 CS3 O C — — — — L Not used
73 P43/A19 NOT USED O C — — — — L Not used
74VCC VCC ———————+5V
75 P42/A18 MA17 O C — — — — L Flash ROM control terminal
76VSS VSS ———————GND
77 P41/A17 MA16 O C — — — — L Flash ROM control terminal
78 P40/A16 MA15 O C — — — — L Flash ROM control terminal
79 P37/A15 MA14 O C — — — — L Flash ROM control terminal
80 P36/A14 MA13 O C — — — — L Flash ROM control terminal
81 P35/A13 MA12 O C — — — — L Flash ROM control terminal
82 P34/A12 MA11 O C — — — — L Flash ROM control terminal
83 P33/A11 MA10 O C — — — — L Flash ROM control terminal
84 P32/A10 MA9 O C — — — — L Flash ROM control terminal
85 P31/A9 MA8 O C — — — — L Flash ROM control terminal
86 P124 E. VOL CLK O C — — — Z L E. VR control output (TC9459)
87 P123 E. VOL DATA O C — — — Z L E. VR control output (TC9459)
88 P122 E. VOL STBA O C — — — Z L E. VR control output (TC9459)
89 P121 E. VOL STBB O C — — — Z L E. VR control output (TC9459)

Symbol

DetI/O Type Ext Int Res Init

E↓&L

— Eu Z — Power down detect (L: Down)

E↑&L

— Ed Z — Protection detect input (H: Detected)

E↑&L

— Ed Z — Remote control signal input

AD Overload detect control (For subwoofer channel, H: Overload) (5803 only)

control terminal (5803 only)

control terminal (5803 only)
EEPROM control/Component signal detect port (5803 only)

(5803 only, UPDATE: L fixed)

at ON, but same timing at OFF)

Port Expander control output for speaker output (BU4094B)

PLL & FLD & LED control terminal (LC72131 & LC75711NE & M66313)
PLL & FLD & LED control terminal (LC72131 & LC75711NE & M66313)

Function

20

AVR-5803/AVC-A1SR

Pin

Pin Name

No.

90 P120 E. VOL MULTI STB O C ——— Z L E.
91 VCC VCC ———————+5V
92 P30/A8 MA7 O C ———— L Flash ROM control terminal
93 VSS VSS ———————GND
94 P27/A7 MA6 O C ———— L Flash ROM control terminal
95 P26/A6 MA5 O C ———— L Flash ROM control terminal
96 P25/A5 MA4 O C ———— L Flash ROM control terminal
97 P24/A4 MA3 O C ———— L Flash ROM control terminal
98 P23/A3 MA2 O C ———— L Flash ROM control terminal

99 P22/A2 MA1 O C ———— L Flash ROM control terminal
100 P21/A1 MA0 O C ————- L Flash ROM control terminal
101 P20/A0 NOT USED O C ———— L Flash ROM control terminal
102 P17/D15 D15 I/O C ———— L Flash ROM control terminal
103 P16/D14 D14 I/O C ———— L Flash ROM control terminal
104 P15/D13 D13 I/O C ———— L Flash ROM control terminal
105 P14/D12 D12 I/O C ———— L Flash ROM control terminal
106 P13/D11 D11 I/O C ———— L Flash ROM control terminal
107 P12/D10 D10 I/O C ———— L Flash ROM control terminal
108 P11/D9 D9 I/O C ———— L Flash ROM control terminal
109 P10/D8 D8 I/O C ———— L Flash ROM control terminal
110 P07/D7 D7 I/O C ———— L Flash ROM control terminal
111 P06/D6 D6 I/O C ———— L Flash ROM control terminal
112 P05/D5 D5 I/O C ———— L Flash ROM control terminal
113 P04/D4 D4 I/O C -—— — — L Flash ROM control terminal
114 P114 A/STB. EXP OE O C ——— ZH
115 P113 A. EXP STB O C ——— Z L Port Expander control output for Audio Mute (BU4094B)
116 P112 STB EXP STB O C ——— Z H Port Expander control output for IC Strobe (BU4094B)
117 P111 SEL F (F) I — Lv — Eu Z — Function Encoder turn detect input (Rotary encoder)
118 P110 SEL E (F) I — Lv — Eu Z — Function Encoder turn detect input (Rotary encoder)
119 P03/D3 D3 I/O C ———— L Flash ROM control terminal
120 P02/D2 D2 I/O C -—— — — L Flash ROM control terminal
121 P01/D1 D1 I/O C ———— L Flash ROM control terminal
122 P00/D0 D0 I/O C ———— L Flash ROM control terminal
123 P157 SEL H (C) I — Lv — Eu Z — Control Encoder turn detect input (Rotary encoder)
124 P156 SEL G (C) I — Lv — Eu Z — Control Encoder turn detect input (Rotary encoder)
125 P155 EVOL STBC O C ——Eu Z — E. VR control for EXT.IN (5803 only)
126 P154 FUNC/TONE CLK O ———— Z L CLK output for Function switching/Tone IC control
127 P153 FUNC/TONE DATA O C ——— Z L CLK output for Function switching/Tone IC control
128 P152 LED LE O C ——Eu Z L LED Driver control output
129 P151 LED OE O C ——— Z H LED Driver control output, *Set to in-port during STBY
130 VSS VSS ———————GND
131 P150 STANDBY O C ——Ed Z H Standby LED drive output (H: Light)
132 VCC VCC ————- ———+5V
133 P107/AN7 KEY1 I — Lv — Eu Z — Button input 1
134 P106/AN6 KEY2 I — Lv — Eu Z — Button input 2
135 P105/AN5 KEY3 I — Lv — Eu Z — Button input 3
136 P104/AN4 KEY4 I — Lv — Eu Z — Button input 4
137 P103/AN3 ASIGDET I — Lv — Eu Z — SB channel signal level detect, set to A/D input
138 P102/AN2
139 P101/AN1 H/P DET I — Lv — Eu Z — H/P detect input (H: Detected)
140 AVSS AVSS ———————AD GND
141 P100/AN0 MODE I — Lv — Eu Z — Destination switching input
142 VREF VREF ———————AD ref. +5V
143 AVCC AVCC ———————AD +5V
144 P97/RXD4 RxD MAIN I — Lv —— Z — 1394 comm. control terminal

Symbol

TUNED&STEREO AD IN

I — Lv — Eu Z — Tuned/Stereo detect (Detect by A/D input)

DetI/O Type Ext Int Res Init

Function

VR control output for Multi Room (TC9459)

Port Expander control output for Audio Mute and IC Strobe (BU4094B)

21

M30620FCMGP (IC701) (SUB)

AVR-5803/AVC-A1SR

P12/D10

P11/D9

P10/D8

P07/D7

P06/D6

P05/D5

P04/D4

P03/D3

P02/D2

P01/D1

P00/D0

P107/AN7/KI3

P106/AN6/KI2

P105/AN5/KI1

P104/AN4/KI0

P103/AN3

P102/AN2

P101/AN1

AVSS

P100/AN0

VREF

AVCC

P97/ADTRG/SIN4

P96/ANEX1/SOUT4

P95/ANEX0/CLK4

7/D15/INT5

6D14/INT4

5/D13/INT3

P13/D11

P14/D12

P1

P1

P1

752743734725716707698689671066116512641363146215611660175918581957205621552254235324522551

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

1

P94/DA1/TB4IN

P93/DA0/TB3IN

P91/TB1IN/SIN3

P90/TB0IN/CLK3

P92/TB2IN/SOUT3

4/A4(/D4/D3)

0/A0(/D0/−)

P2

P21/A1(/D1/D0)

P22/A2(/D2/D1)

P23/A3(/D3/D2)

P2

TOP VIEW

BYTE

CNVSS

RESET

P87/XCIN

P86/XCOUT

0/A8(/−/D7)

P3

P85/NMI

3/A11

VCC

P31/A9

P32/A10

P3

P84/INT2

P83/INT1

P82/INT0

P81/TA4IN/U

P27/A7(/D7/D6)

VSS

P25/A5(/D5/D4)

P26/A6(/D6/D5)

XIN

VSS

VCC

XOUT

7/A15

1/A17

0/A16

4/A12

P4

P4

P3

P35/A13

P36/A14

P3

50

P42/A18

49

P43/A19

48

P44/CS0

47

P45/CS1

46

P46/CS2

45

P47/CS3

44

P50/WRL/WR

43

P51/WRH/BHE

42

P52/RD

41

P53/BCLK

40

P54/HLDA

39

P55/HOLD

38

P56/ALE

37

P57/RDY/CLKOUT

36

P60/CTS0/RTS0

35

P61/CLK0

34

P62/RXD0

33

P63/TXD0

32

P64/CTS1/RTS1/CTS0/CLKS1

31

P65/CLK1

30

P66/RXD1

29

P67/TXD1

28

P7

0/TXD2/SDA/TA0OUT

27

P7

1/RXD2/SCL/TA0IN/TB5IN

26

P7

2/CLK2/TA1OUT/V

P77/TA3IN

P76/TA3OUT

P75/TA2IN/W

P80/TA4OUT/U

P74/TA2OUT/W

P73/CTS2/RTS2/TA1IN/V

M30620FCMGP Terminal Function

Pin

Pin Name Symbol

No.

1 P94 SPIDS2 O C — — — Z H DSP2 serial control terminal (ADSP21161L)
2 P93 CS SUB O C — — — Z L 1394 comm. control terminal
3 P92/SOUT3 TxD SUB O C — — — Z L 1394 comm. control terminal
4 P91/SIN3 RxD SUB O C — — — Z L 1394 comm. control terminal
5 P90/CLK3 CLK SUB O C — — — Z L 1394 comm. control terminal
6 BYTE BYTE ———————GND (Ext. data bus bit width switching, L: 16bit)
7 CNVCS CNVSS ———————Single-chip/Microprocessor mode switching

8 P87 ROM_RST2 O C — — Od Z L Memory reset for DSP2 (L: Reset)

9 P86 ROM_RST1 O C — — Od Z L Memory reset for DSP1 (L: Reset)
10 RESET _RESET I — Lv Iu — L — Reset input
11 XOUT X1 O ——————Oscillator connection
12VSS VSS ———————GND
13XIN X2 I ——————Oscillator connection
14VCC VCC ———————+3V
15 P85/NMI _NMI I ——————Not used (Fixed to H)
16 P84/INT2 _INT1 I —
17 P83/INT1 _ACK I —
18 P82/INT0 _B. DOWN I —
19 P81 ADC RESET 0 C — — — Z H A/D control terminal (L: Reset)
20 P80 DIGITAL POWER 0 C — — — Z L Digital power on/off switching
21 P77 DAC DIF 0 C — — — Z L DAC deferential used: H
22 P76 OSR1 0 C — — — Z H A/D control terminal (PCM1804), H:192kHz
23 P75 OSR2 0 C — — — Z L A/D control terminal (PCM1804), H:96kHz
24 P74 DIR CE 0 C — — — Z L
25 P73/CTS2 DIR_RST 0 C — — — Z L DIR control terminal (LC89057W-E), L: Reset
26 P72/CLK2 DIR CLK 0 C — — — Z L DIR control terminal (LC89057W-E), control clock output
27 P71/RXD2 DIR DIN 0 N — — Eu Z L DIR control terminal (LC89057W-E), control data output
28 P70/TXD2 DIR DOUT I — Lv — — Z — DIR control terminal (LC89057W-E), control data input
29 P67/TXD1 TxD O C — — — Z L Data send to external
30 P66/RXD1 RxD I — Lv — — Z — Data receive from external
31 P65/CLK1 DACMC O C — — — Z L DAC control terminal (PCM1738)

Det FunctionI/O Type Ext Int Res Init

(L: Single-chip, H: Rewrite boot program)

E↓&L

— — Z — DIR1 control terminal (LC89057W-E)

E↓&L

—Eu Z —

E↓&L

— Eu Z — Power down detect (L: Down)

Main/Sub-mcom comm. control input (ACK from mcom L return)

DIR control terminal (LC89057W-E), control chip enable output

22

AVR-5803/AVC-A1SR

Pin

Pin Name

No.

32 P64/CTS1 REQ O C ——Eu Z L
33 P63/TXD0 MISO O C ——— Z L Main/Sub-mcom comm. control terminal (Data output)
34 P62/RXD0 MOSI I — Lv —— Z L Main/Sub-mcom comm. control terminal (Data input)
35 P61/CLK0 CLK I/O C ——— ZL
36 P60/CTS0 DACMDO I — Lv —— Z — DAC control terminal (PCM1738)
37 P57 DACMDI O C ——— Z L DAC control terminal (PCM1738)
38 P56 DLINK ON O C ——— Z L DENON LINK ON terminal (H: DENON LINK)
39 P55/EPM FRASH EPM I — Lv —— Z — When rewrite boot program on, L input set
40 P54 _INT3 I — Lv —— Z — DIR3 control terminal (LC89057W-E)
41 P53 _INT4 I — Lv —— Z — DIR4 control terminal (LC89057W-E)
42 P52 PTMS I ———— Z — ASIC control terminal
43 P51 PTDO I — Lv —— Z — ASIC control terminal
44 P50/CE FRASH CE I ———— Z — When rewrite boot program on, H input set
45 P47 PTCK I ———— Z — ASIC control terminal
46 P46 PTDI I ———— Z — ASIC control terminal
47 P45 D. EXP OE O C ——— ZL
48 P44 D. EXP CLK O C ——— ZL
49 P43 D. EXP DATA O C ——— ZL
50 P42 D. EXP STB O C ——— ZL
51 P41 XTALRST O C ——— Z H Clock for DIR (L: Osc. stop)
52 P40 DSD SEL O C ——— Z L H: DSD
53 P37 iLink DE O C ——— Z L iLink control terminal
54 P36 iLink RE O C ——— Z H iLink control terminal
55 P35 iLink SEL O C ——— Z L iLink control terminal (H: 1394)
56 P34 DSP I/O POWER O C ——— Z L H: Power ON (On 10ms later from Digital Power On)
57 P33 DSP OSC ON O C ——— Z L H: ON (On 20ms later from Digital Power On)
58 P32 DSP2_RS O C ——— Z L DSP2 reset output (L: Reset)
59 P31 DSP1_RS O C ——— Z L DSP1 reset output (L: Reset)
60 VCC VCC ———————+3V
61 P30
62 VSS VSS ———————GND
63 P27 FLAG 2A (BUSY1) I — Lv —— Z —
64 P26
65 P25 FLAG 0A (WRITE1) O C ——— Z L DSP1 comm. control terminal (H: Data write)
66 P24
67 P23 FLAG 0B (WRITE2) O C ——— Z L DSP2 comm. control terminal (H: Data write)
68 P22
69 P21 FLAG 2B (BUSY2) I — Lv —— Z —
70 P20 FLAG 3A I — Lv —— Z — Special flag for ROM update (ADSP21161L-A: FLAG 3A)
71 P17/INT5 AC-3 RF DET. I —
72 P16/INT4 FLAG 3B I — Lv —— Z — Special flag for ROM update (ADSP21161L-A: FLAG 3B)
73 P15/INT3 u ERROR I —
74 P14/D12 u SELCK O C ——— Z L ADC/DIR data, clock switching control terminal (L: ADC)
75 P13/D11 u ERR MUTE O C ——— Z H Pop noise preventive mute control output
76 P12/D10
77 P11/D9 REQ SUB O C ——— Z L 1394 comm. control terminal
78 P10/D8 ACK SUB O C ——— Z L 1394 comm. control terminal
79 P07/D7 I/08 I/O C ——— Z L DSP comm. terminal (ADSP21161N:D23)
80 P06/D6 I/07 I/O C ——— Z L DSP comm. terminal (ADSP21161N:D22)
81 P05/D5 I/06 I/O C ——— Z L DSP comm. terminal (ADSP21161N:D21)
82 P04/D4 I/05 I/O C ——— Z L DSP comm. terminal (ADSP21161N:D20)
83 P03/D3 I/04 I/O C ——— Z L DSP comm. terminal (ADSP21161N:D19)
84 P02/D2 I/03 I/O C ——— Z L DSP comm. terminal (ADSP21161N:D18)
85 P01/D1 I/02 I/O C ——— Z L DSP comm. terminal (ADSP21161N:D17)
86 P00/D0 I/01 I/O C ——— Z L DSP comm. terminal (ADSP21161N:D16)
87 P107/AN7 DAC-RESET1 O C ——— ZL
88 P106/AN6 FGAIN O C ——— ZL
89 P105/AN5 _INT2 I — Lv —— Z — DIR2 control terminal (LC89057W-E)
90 P104/AN4 FDACCS O C ——— Z H DAC control terminal (PCM1738:Fch chip select)
91 P103/AN3 CDACCS O C ——— Z H DAC control terminal (PCM1738:Cch DAC chip select)
92 P102/AN2 SDACCS O C ——— Z H DAC control terminal (PCM1738:Sch DAC chip select)
93 P101/AN1 SBDACCS O C ——— Z H DAC control terminal (PCM1738:SBch DAC chip select)
94 AVSS AVSS ———————AD GND
95 P100/AN0 SPIDS1 O C ——— Z H DSP1 serial control terminal (ADSP21161N)
96 VREF VREF ———————AD ref. +3V
97 AVCC AVCC ———————AD +3V
98 P97/SIN4 SPIMISO I — Lv —— Z — DSP serial control terminal (ADSP21161N)
99 P96/SOUT4 SPIMOSI O C ——— Z L DSP serial control terminal (ADSP21161N)

100 P95/CLK4 SPICLK O C ——— Z L DSP serial control terminal (ADSP21161N)

Symbol

FLAG 1A (DSP_ACK1)

IRQ1_B1 (DSP_REQ1)

IRQ1_B2 (DSP_REQ2)

FLAG 1B (DSP_ACK2)

u BSE (AC3 MUTE)

DetI/O Type Ext Int Res Init

Main/Sub-mcom comm. control output (RTS from sub-mcom L)

Main/Sub-mcom comm. control terminal (I2C clock in/output)

Port Expander control output for Digital input switching (BU4094B)
Port Expander control output for Digital input switching (BU4094B)
Port Expander control output for Digital input switching (BU4094B)
Port Expander control output for Digital input switching (BU4094B)

I — Lv —— Z — DSP1 host I/F comm. response input (L: OK)

OC——— ZL

OC——— ZL

I — Lv —— Z — DSP2 host I/F comm. response input (L: OK)

E↓&L

—— Z — AC-3 RF signal check input (H: AC-3 RF data input)

E↑&L

—— Z — DIR control input terminal (LC89057W), H: ERR

OC——— ZH

DSP operation check flag (ADSP21161L-A: FLAG 2A), L: Normal
DSP1 (ADSP21161L-A: IRQ 1_), host I/F interrupt request output, L: REQ

DSP2 (ADSP21161L-A: IRQ 1_), host I/F interrupt request output, L: REQ

DSP operation check flag (ADSP21161L-B: FLAG 2B), L: Normal

Digital mute control output (L: AC-3 or DTS decode enable)

DAC control terminal (L: Power down mode, ↑: Reset, H: Normal)
IV Amp Gain switching control output (L: Subwoofer enable)

Function

23

23

TC4094BF (IC510, 515, 708, 709, 721)
BU4094BCF (IC609, 610, 611, 612, 618, 623, 304, 305, 310, 311, 312)

V

STROBE 1

DATA

CLOCK

Q1
Q2
Q3
Q4

V

SS

2
3
4
5
6
7
8

16
15
14
13
12
11

10

9

OE
Q5
Q6
Q7
Q8
Q'
Q

DD

S

S

Terminal Function

AVR-5803/AVC-A1SR

IC304

IC305

IC310

IC311

IC312

Por t

EXP1 INA1 VIDEO INPUT SELECT (Selected INA1, INB1, and INC1 combination)

EXP2 INB1 VIDEO INPUT SELECT (Selected INA1, INB1, and INC1 combination)
EXP3 INC1 VIDEO INPUT SELECT (Selected INA1, INB1, and INC1 combination)

EXP4 RECA1 VIDEO RECOUT SELECT (Selected RECA1, RECB1, and RECC1 combination)
EXP5 RECB1 VIDEO RECOUT SELECT (Selected RECA1, RECB1, and RECC1 combination)

EXP6 RECC1 VIDEO RECOUT SELECT (Selected RECA1, RECB1, and RECC1 combination)
EXP7 V1INH L: VIDEO RECOUT (VCR-1)

EXP8 V2INH L: VIDEO RECOUT (VCR-2)
EXP9 V3INH L: VIDEO RECOUT (VCR-3)

EXP10 VRECMUTE H: VIDEO RECOUT OFF
EXP11 VSOURCE H: VIDEO signal selected
EXP12 VOUTMUTE H: VIDEO signal unselected

EXP13 VOSDON OSD display control (Same control with S1 port)
EXP14 S1 OSD display

EXP15 S2 OSD display
EXP16 VSELTV COMPONENT VIDEO switch control, H: TV (H: AVC-N, VIDEO2)

EXP17 VSELDBS COMPONENT VIDEO switch control, H: DBS (H: AVC-N, VIDEO3)
EXP18 VSELDVD COMPONENT VIDEO switch control, H: DVD (H: AVC-N, VIDEO1)

EXP19 CMULTIA MULTI1 composite select
EXP20 CMULTIB MULTI1 composite select

EXP21 CMULTIC MULTI1 composite select
EXP22 VMULMUTE H: MULTI1 OFF

EXP23 NC Not used
EXP24 NC Not used

EXP25 VOUTSELA COMPOSITE VIDEO MONITOR1 output switching control (BU4052BCF)
EXP26 VOUTSELB COMPOSITE VIDEO MONITOR1 output switching control (BU4052BCF)

EXP27 NC Not used
EXP28 VSEL SSIGUP COMPONENT VIDEO MONITOR output switching control (RELAY)

EXP29 VSEL COMPDET COMPONENT VIDEO input signal detect circuit control (RELAY), Fixed to H
EXP30 NC Not used

EXP31 NC Not used
EXP32 NC Not used

EXP33 SOUT SELA Switching control for S MONITOR output (BU4052BCF)
EXP34 SOUT SELB Switching control for S MONITOR output (BU4052BCF)

EXP35 VSOSDSELA Input signal switching control for OSD IC (BU4052BCF)
EXP36 VSOSDSELB Input signal switching control for OSD IC (BU4052BCF)

EXP37 CROMASELA Chrome decoder input signal switching control terminal (BU4052BCF)
EXP38 CROMASELB Chrome decoder input signal switching control terminal (BU4052BCF)

EXP39 CROMASELC Chrome decoder input signal switching control terminal (BU4052BCF)
EXP40 NC Not used

Symbol

Function

24

AVR-5803/AVC-A1SR

IC510

IC515

IC609

IC610

IC611

IC612

Por t

EXP1 DINA DIGITAL INPUT SELECTOR control

EXP2 DINB DIGITAL INPUT SELECTOR control
EXP3 DINC DIGITAL INPUT SELECTOR control

EXP4 DIND DIGITAL INPUT SELECTOR control
EXP5 DINE DIGITAL INPUT SELECTOR control

EXP6 DINF DIGITAL INPUT SELECTOR control
EXP7 DOUTA DIGITAL RECOUT SELECTOR control

EXP8 DOUTB DIGITAL RECOUT SELECTOR control
EXP9 DOUTC DIGITAL RECOUT SELECTOR control

EXP10 DOUTD DIGITAL RECOUT SELECTOR control
EXP11 DOUTE DIGITAL RECOUT SELECTOR control

EXP12 DOUTF DIGITAL RECOUT SELECTOR control
EXP13 DOUTG DIGITAL RECOUT SELECTOR control

EXP14 DOUTH DIGITAL RECOUT SELECTOR control
EXP15 _DEMOD_RESET DEMODULATOR reset output (H: Reset)

EXP16 DEMOD_ON DEMODULATOR osc. control output (L: Osc.)
EXP1 SB VR MUTE SURROUND BACK AMP input muting control, L: Muting

EXP2 Z2 MUTE RCA PINJACK output muting control for ZONE2, L: Muting
EXP3 TDEF. RL L: TONE DEFEAT

EXP4
EXP5 H/PRL H/P RELAY control (H: ON)

EXP6 LIMIT Current limitter control for POWER AMP all channel, H: LIMITTER ON
EXP7 A+B LIMIT SURROUND AMP current limitter control, H: SURROUND SP A+B

EXP8 CD/DVDRL H: INPUT FUNCTION DVD, L: Other than DVD
EXP9 Z1 MUTE RCA PINJACK output muting control for ZONE1, L: Muting

EXP10 SB. MUTE SURROUND BACK PREOUT output muting control, L: Muting
EXP11 SUR. MUTE SURROUND PREOUT output muting control, L: Muting

EXP12 SW. MUTE SUBWOOFER PREOUT output muting control, L: Muting
EXP13 C. MUTE CENTER PREOUT output muting control, L: Muting

EXP14 F. MUTE FRONT PREOUT output muting control, L: Muting
EXP15 VR. MUTE POWER AMP input muting control, L: Muting

EXP16 -6dB MUTE Fixed to L (VR –6dB Mute/L: Muting)
EXP1 TSTBF TONE CONTROL IC STROBE signal (FRONT CH STROBE)

EXP2 TSTBC TONE CONTROL IC STROBE signal (CENTER CH STROBE)
EXP3 TSTBSW TONE CONTROL IC STROBE signal (SUBWOOFER CH STROBE)

EXP4 TSTBSUR TONE CONTROL IC STROBE signal (SURROUND CH STROBE)
EXP5 TSTBSB TONE CONTROL IC STROBE signal (SURROUND BACK CH STROBE)

EXP6 FSTBA AUDIO FUNCTION SELECTOR IC STROBE signal

EXP7 FSTBB AUDIO FUNCTION SELECTOR IC STROBE signal

EXP8 FSTBC AUDIO FUNCTION SELECTOR IC STROBE signal

EXP9 FSTBD

EXP10 FSTBE EXT.IN INPUT SELECTOR IC STROBE signal (5803 only)
EXP11 NC Not used

EXP12 NC Not used
EXP13 NC Not used

EXP14 NC Not used
EXP15 NC Not used

EXP16 NC Not used

Symbol

SUR/SBRL (SB TDF. RL)

Function

Same control with TDEF.RL in normal, L: POWER AMP ASSIGN

(IC201 L-CH M-ZONE1&REC/M-ZONE2 SELECTOR)

(IC202 L/R-CH INPUT SELECTOR)

(IC203 R-CH M-ZONE1&REC/M-ZONE2 SELECTOR)
AUDIO FUNCTION SELECTOR IC STROBE signal (IC204 L/R-CH REC INH SELECTOR)

25

AVR-5803/AVC-A1SR

IC618

IC623

IC708

IC709

IC721

Por t

EXP17 EXT/ANALOGRL FRONT ch signal switching (Sig. switch EXT.IN/ANALOG), L: EXT.IN, H: Others

EXP18 DIRECTRL
EXP19 DSPOUTRL All ch signal switching, L: DSP (DIGITAL) Sig. Out, H: ANALOG

EXP20 EXT1RL EXTIN-1, EXTIN-2 switching (H: EXTIN-2, L: Others)
EXP21 LARGERL SMALL/LARGE switching (L: SMALL)

EXP22 SWEXTRL H: EXT.IN, L: Other INPUT MODE (for Subwoofer)
EXP23 SBACKRL SURROUND BACK AMP ASSIGN switching (H: ASSIGN, L: Others)

EXP24 NC Not used
EXP25 SLSR_RL H: When Subwoofer off at Speaker Config. and Surround SP Large (5803 only)

EXP26 FLFR_RL H: When Center Norm. or Subwoofer off at Speaker Config. (5803 only)
EXP27 BYAMPRL Not used

EXP28 AD IN SEL RL Fixed to L (5803 only)
EXP29 NC NC

EXP30 NC NC
EXP31 NC NC

EXP32 NC NC
EXP9 POM WR_MAIN_ucom ROM rewrite control port (H: Normal, L: Main-mcom selected)

EXP10 POM WR_SUB_ucom ROM rewrite control port (H: Normal, L: Sub-mcom selected)
EXP11 POM WR_DSP1 ROM rewrite control port (H: Normal, L: DSP1-mcom selected)

EXP12 POM WR_DSP2 ROM rewrite control port (H: Normal, L: DSP2-mcom selected)
EXP13 POM WR_iLink_ucom ROM rewrite control port (H: Normal, L: iLink-mcom selected)

EXP14 POM WR_DSP1/2 SEL ROM rewrite control port (H: Normal, H: DSP1 selected, L: DSP2 selected)
EXP15 NC Not used

EXP16 NC Not used
EXP1 FRONT SP Relay control for FRONT SP

EXP2 CENTER SP Relay control for CENTER SP
EXP3 SURROUND A SP Relay control for SURROUND-A SP

EXP4 SURROUND B SP Relay control for SURROUND-B SP
EXP5 SURROUND BACK SP Relay control for SURROUND BACK SP

EXP6 ZONE2 OUT SP Relay control for ZONE2 OUT SP (ZONE2 MULTI ROOM SP)
EXP7 MULTI ROOM POWER Power Amp control for MULTI ROOM (H: M-ZONE1 POWER ON)

EXP8 T-MUTE Tuner Mute control
EXP17 AD IN SEL H: EXT.IN (MODE=DSP) (AVR-5803 only)

EXP18 SW SEL Analog Subwoofer output switching relay
EXP19 ST/MONO STREO/MONO control signal (L: STREO)

EXP20 VIDEO POWER VIDEO Power ON/OFF switching (H: ON)
EXP21 12V TRIGER (SP-EXP7: Same control with MULTI ROOM POWER)

EXP22 NC Not used
EXP23 NC Not used

EXP24 NC Not used

Symbol

Function

FRONT ch signal switching (ANALOG DIRECT Sig. switch), L: ANALOG DIRECT, H: Others

26

M35015-210SP (IC302)

AVR-5803/AVC-A1SR

HOR*

19

SYNC SIGNAL

18

SYNC SIGNAL DIS-

CRIMINATING CIRCUIT

OSC CIRCUIT

FOR SYNC SIGNAL

GENERATION

TIMING

GENERATOR

NTSC

VIDEO OUTPUT

CIRCUIT

OSC1

1
2

OSC2

CS

3

SCK

4

5

SIN

AC

6

DD2

V

7

CVIDEO

8

9

LECHA

10 11

CVIN

20

19

18

17

16

15

14

13

12

V

DD1

VERT*

HOR*

OSCIN

OSCOUT

P3

P2

P1

P0

Vss

CS

SCK

SIN

V

DD1

V

V

DD2

AC

OSC1

OSC2

2

1

3

INPUT

CONTROL

4

CIRCUIT

5

DATA

CONTROL

CIRCUIT

20

6

11

SS

7

ADDRESS

CONTROL

CIRCUIT

INDICATION

CONTROL
REGISTER

INDICATION RAM

INDICATION CHARACTER ROM

INDICATION

OSCILLATOR

TIMING

GENERATOR

BLINKING CIRCUIT

INDICATION LOCATION

DETECTION CIRCUIT

READ OUT ADDRESS

CONTROL CIRCUIT

CONTROL CIRCUIT

SHIFT REGISTER

VERT*

SWITCHING CIRCUIT

H COUNTER

INDICATION

M35015-210SP Terminal Function

Pin No. Symbol Name I/O Function

1 OSC1 Osc. circuit ext. I External terminal for indication oscillator circuit. Standard OSC. freq. is approx. 7MHz.

2 OSC2 terminal. O With this OSC. freq., decides horizontal indicatin and character width.

3 CS Chip select input I

4 SCK Serial clock input I

5 SIN Serial data input I

6 AC Auto-clear input I

DD2

7V

8CVIDEO

9 LECHA

10 CVIN

Power supply

Combined
video output
Character level
input
Combined video
input

11 Vss Ground

12 P0 Output port p0 O

13 P1 Output port P1 O

14 P2 Output port P2 O

15 P3 Output port P3 O

16 OSCOUT O Terminal for external use of sync signal OSC. circuit. Use the freq.: 14.32MHz at NTSC

17 OSCIN I system, 17.73MHz at PAL. system, 14.30MHz at MPAL system.

18 HOR*

19 VERT*

DD1

20 V

Ext. terminal
for sync sig.
OSC. Circuit

Horizontal sync
signal
Vertical sync
signal
Power supply

Chip select terminal and turns to “L” when transfer serial data.
Hysteresis input. Pull up resistor is built-in.
Takes in serial data of SIN at SCK rise when CS terminal is in “L”.
Hysteresis input. Pull up rersist is built-in.
Serial input of register for indication control and data, and address for indication data
memory. Hysteresis input. Pull up rersistor is built-in.
Resets internal circuit of IC at “L” mode.
Hysteresi input. Pull up resistor is built-in.



Power supply terminal of analog system. Connect to +5V.

Output terminal of combined video signal. Outputs 2Vp-p combined signal. Character

O

output, etc. Overlap CVIN signal and outputs at superimpose.
Input terminal deciding character output level in combined video signal. color of character

I

is white.
Input terminal of external combined video signal.

I

Character output etc. overlap this external combined video signal.



Ground terminal. Connect to GND.

General output or character background signal BL NK1* output is switchable.
Polarity can be selected at ROM mask.
General output or character background signal CO1* output is switchable.
Polarity can be selected at ROM mask.
General output or character background signal BLNK2* output is switchable.
Polarity can be selected at ROM mask.
General output or character background signal CO2* output is switchable.
Polarity can be selected at ROM mask.

Inputs horizontal sync signal.

I

Hysteresis input.

I Input vertical sync signal. Hysteresis input. Polarity can be selected at ROM mask.



Power supply terminal of digital system. Connect to +5V.

17

OSCIN

16

OSCOUT

CVIDEO

8

9

LECHA

10

CVIN

12

P0

13

P1
P2

14
15

P3

27

LC89057W (IC600, 625, 650, 675)

AVR-5803/AVC-A1SR

RXOUT

RX0
RX1
RX2
RX3
RX4

RX5/VI

RX6/UI

LPF

TMCK/PIO0

TBCK/PIO1

TLRCK/PIO2

TDATA/PIO3

TXO/PIOEN

10

13

44
45
46
47

48

1

2
3
4
5
8
9

EMPHA/UO33AUDIO/VO35INT40CL39CE38DI

32

Clock

Selector

27

Microcontroller

Input

Selector

Modulation

or

Parallel Port

29

XIN

C bit, U bit

Demodulation

&

Lock Detect

PLL

28

XOUT

XMCK34CKST

I/F

Data

Selector

I/N

XMODE
41

37

36

21

24

16
17
20
22
23

DO

RERR

RD ATA

SDIN

RMCK
RBCK
RLRCK
SBCK
SLRCK

36 RERR1RXOUT

35 INT2RX0

34 CKST3RX1

TOP VIEW

33 AUDIO/VO4RX2

32 EMPHA/UO5RX3

31 DGND6DGND

30 DVDD7DVDD

29 XIN8RX4

28 XOUT9RX5/VI

27 XMCK10RX6/UI

26 DVDD11DVDD

25 DGND12DGND

24 SDIN37DO
23 SLRCK38DI
22 SBCK39CE
21 RDATA40CL
20 RLRCK41XMODE
19 DVDD42DGND
18 DGND43DVDD
17 RBCK44TMCK/PIO0
16 RMCK45TBCK/PIO1
15 AGND46TLRCK/PIO2
14 AVDD47TDATA/PIO3
13 LPF48TXO/PIOEN

LCW89057W Terminal Function

Pin
No.

1 RXOUT O Input bi-phase select data output terminal

2 RX0 I5 TTL compatible digital data input terminal
3 RX1 I Coaxial compatible amp built-in digital data input terminal

4 RX2 I5 TTL compatible digital data input terminal
5 RX3 I5 TTL compatible digital data input terminal

6 DGND — Digital GND
7 DVDD — Digital power

8 RX4 I5 TTL compatible digital data input terminal
9 RX5/VI I5 TTL compatible digital data/Validity flag input terminal for modulation

10 RX6/UI I5 TTL compatible digital data/User data input terminal for modulation
11 DVDD — Digital power for PLL

12 DGND — Digital GND for PLL
13 LPF O PLL loop filter connecting terminal

14 AVDD — Analog power for PLL
15 AGND — Analog GND for PLL

16 RMCK O RMCK clock output terminal (256fs, 512fs, XIN, VCO)
17 RBCK O/I RBCK clock in/output terminal (64fs)

18 DGND — Digital GND
19 DVDD — Digital power

20 RLRCK O/I RLRCK clock in/output terminal (fs)
21 RDATA O Serial audio data output terminal

22 SBCK O SBCK clock output terminal (32fs, 64fs, 128fs)
23 SLRCK O SLRCK clock output terminal (fs/2, fs, 2fs)

24 SDIN I5 Serial audio data input terminal
25 DGND — Digital GND

26 DVDD — Digital power
27 XMCK O Osc. amp output terminal

Pin Name

I/O

Function

28

AVR-5803/AVC-A1SR

Pin
No.

28 XOUT O X’tal osc. connecting output terminal
29 XIN I X’tal osc. connection, external clock input terminal (24.576MHz or 12.288MHz)

30 DVDD — Digital power
31 DGND — Digital GND

32 EMPHA/UO I/O Emphasis information/U-data output/Chip address setting terminal
33 AUDIO/VO I/O Non-PCM detect/V-flag output/ Chip address setting terminal

34 CKST I/O Clock switch transition period output/Demodulation master or slave function switching terminal
35 INT I/O Interrupt output for mcom (Interrupt factor selectable)/Modulation or general I/O switching terminal

36 RERR O PLL lock error, data error flag output
37 DO O µcom I/F, read out data output terminal (3-state)

38 DI I5 µcom I/F, write data input terminal
39 CE I5 µcom I/F, chip enable input terminal

40 CL I5 µcom I/F, clock input terminal
41 XMODE I5 System reset input terminal

42 DGND — Digital GND
43 DVDD — Digital power

44 TMCK/PIO0 I/O 256fs system clock input for modulation/General I/O in/output terminal
45 TBCK/PIO1 I/O 64fs bit clock input for modulation/General I/O in/output terminal

46 TLRCK/PIO2 I/O fs clock input for modulation/General I/O in/output terminal
47 TDATA/PIO3 I/O Serial audio data input for modulation/General I/O in/output terminal

48 TXO/PIOEN O/I Modulation data output/ General I/O enable input terminal

* For latch-up countermeasure, perform each power supply ON/OFF inthe same timing.

Pin Name I/O

Function

29

ADSP-21161N (IC801, 901)

TOP VIEW

ADSP-21161N Terminal Function

12

14

13

15

BOTTOM VIEW

AVR-5803/AVC-A1SR

1234567891011

A
B
C
D
E
F
G
H

J

K

L
M
N
P
R

Pin Name

Pin No.

NC A01

BMSTR A02

BMS_B A03

SPIDS A04

EBOOT A05

LBOOT A06

SCLK2 A07

SD3B A08

L0DAT[4] A09

L0ACK A10

L0DAT[2] A11

L1DAT[6] A12

L1CLK A13

L1DAT[2] A14

NC A15

FLAG10 E01

RESET_B E02

FLAG8 E03

SD0A E04

VDDEXT E05

VDDINT E06

VDDEXT E07

VDDINT E08

VDDEXT E09

VDDINT E10

VDDEXT E11

L0DAT[0] E12

DATA[39] E13

DATA[43] E14

TRST_B B01

TD1 B02

RPBA B03

MOSI B04

Pin Name

Pin No.

SFS0 B05

SCLK1 B06

SD2B B07

SD3A B08

L0DAT[7] B09

L0CLK B10

L0DAT[1] B11

L1DAT[4] B12

L1ACK B13

L1DAT[0] B14

NC B15

FLAG5 F01

FLAG7 F02

FLAG9 F03

FLAG6 F04

VDDINT F05

GND F06

GND F07

GND F08

GND F09

GND F10

VDDINT F11

DATA[37] F12

DATA[40] F13

DATA[38] F14

TMS C01

EMU_B C02

GND C03

SPICLK C04

SD08 C05

SD1A C06

SD2A C07

SFS2 C08

Pin Name

Pin No.

SFS3 C09

L0DAT[6] C10

L1DAT[7] C11

L1DAT[3] C12

L1DAT[1] C13

DATA[45] C14

DATA[47] C15

FLAG1 G01

FLAG2 G02

FLAG4 G03

FLAG3 G04

VDDEXT G05

GND G06

GND G07

GND G08

GND G09

GND G10

VDDEXT G11

DATA[34] G12

DATA[35] G13

DATA[33] G14

DATA[41] E15

IRQ2_B J01

ID1 J02

ID2 J03

ID0 J04

VDDEXT J05

GND J06

GND J07

GND J08

GND J09

GND J10

VDDEXT J11

Pin Name

Pin No.

DATA[26] J12

DATA[24] J13

DATA[25] J14

DATA[27] J15

ADDR[14] N01

ADDR[15] N02

ADDR[10] N03

ADDR[5] N04

ADDR[1] N05

MS0_B N06

BR5_B N07

BR2_B N08

BRST N09

SDCKE N10

CS_B N11

CLK_CFG1 N12

CLK_CFG0 N13

AVDD N14

DMARI1_B N15

DATA[36] F15

TIMEXP K01

ADDR[22] K02

ADDR[20] K03

ADDR[23] K04

VDDINT K05

GND K06

GND K07

GND K08

GND K09

GND K10

VDDINT K11

DATA[22] K12

DATA[19] K13

Pin Name

Pin No.

DATA[21] K14

DATA[23] K15

ADDR[13] P01

ADDR[9] P02

ADDR[8] P03

ADDR[4] P04

MS2_B P05

SBTS_B P06

BR4_B P07

BR1_B P08

SDCLK1 P09

SDCLK0 P10

REDY P11

CLKIN P12

DQM P13

AVSS P14

DMAR2_B P15

DATA[32] G15

ADDR[19] L01

ADDR[17] L02

ADDR[21] L03

ADDR[2] L04

VDDEXT L05

VDDINT L06

VDDEXT L07

VDDINT L08

VDDEXT L09

VDDINT L10

VDDEXT L11

CAS_B L12

DATA[20] L13

DATA[16] L14

DATA[18] L15

Pin Name

Pin No.

NC R01

ADDR[11] R02

ADDR[7] R03

ADDR[3] R04

MS3_B R05

PA_B R06

BR3_B R07

RDL_B R08

CLKOUT R09

HBR_B R10

HBG_B R11

CLKDBL R12

XTAL R13

SDWE_B R14

NC R15

DATA[31] H15

ADDR[16] M01

ADDR[12] M02

ADDR[18] M03

ADDR[6] M04

ADDR[0] M05

MS1_B M06

BR6_B M07

VDDEXT M08

WRL_B M09

SDA10 M10

RAS_B M11

ACK M12

DATA[17] M13

DMAG2_B M14

DMAG1_B M15

30