UPD16855A |
DATA SHEET |
MOS INTEGRATED CIRCUIT
μPD16855A/B/C/D
DUAL HIGH-SIDE SWITCH FOR USB APPLICATION
DESCRIPTION
This product is the power switch IC with over current limit, used for the power supply bus of the Universal-Serial- Bus (USB).
2 circuit builds in the Pch power MOSFET in the switch part, and this product realizes low on resistance (100 mΩ TYP.) respectively.
And the over current detection, the thermal-shutdown circuit, an under voltage locked-out (UVLO) circuit whose functions are necessary in the Host/HUB-controller of the USB standard are built in.
And the over-current-detect result can be reported to the controller by flag-pin.
This product builds in each two circuits of the power switch, control-pins and flag-pins, and this IC can be able to control the power supply bus in 2 USB port.
There are four kinds of this product by the input logic of the control signal and switch operation in over-current detect.
FEATURES
•Pch power MOSFET, 2 circuit building in
•Over-current detection circuit is built in and its result is outputted from flag-pin (“L” active)
•Prevent from dropping power supply by over current limit circuit
•Thermal shutdown circuit building in
•Under Voltage Locked Out (UVLO) circuit building in
•Switch on/off control is possible by the control-pin.
•8 pin DIP/SOP package
ORDERING INFORMATION
PART NO. |
PACKAGE |
μPD16855BC |
8-pin plastic DIP (300mil) |
μPD16855AG |
8-pin plastic SOP (225mil) |
μPD16855BG |
8-pin plastic SOP (225mil) |
μPD16855CG |
8-pin plastic SOP (225mil) |
μPD16855DG |
8-pin plastic SOP (225mil) |
The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.
Document No. S13020EJ1V0DS00 (1st edition) Date Published February 1999 N CP(K) Printed in Japan
© 1998
μPD16855
BLOCK DIAGRAM
IN (Input)
|
|
|
7 |
|
|
OUT1 |
8 |
|
|
5 |
OUT2 |
(Output1) |
|
|
|
|
(Output2) |
|
Ref. |
|
|
Ref. |
|
|
Voltage |
|
|
Voltage |
|
|
Over Current |
Gate |
Gate |
Over Current |
|
|
Control |
Control |
|
||
|
Detect |
Detect |
|
||
|
|
|
|
||
FLG1 |
2 |
|
UVLO |
3 |
FLG2 |
(Flag Out1) |
|
|
|
(Flag Out2) |
|
|
|
|
|
||
|
|
|
Thermal |
|
|
|
|
|
Shutdown |
|
|
|
6 |
1 |
4 |
|
|
|
GND |
CTL1 |
CTL2 |
|
|
|
|
(Control Input1) |
(Control Input2) |
|
|
Note The internal resister doesn’t connect to input terminal of CTL1 (1 pin) and CTL2 (4 pin).
Therefore the input level must be “H” or “L” even if these pins aren’t used.
2 |
Data Sheet S13020EJ1V0DS00 |
μPD16855
CONNECTION DIAGRAM (TOP VIEW)
|
|
|
|
|
CTL1 |
1 |
|
8 |
OUT1 |
|
|
|
|
|
|
|
|
|
|
FLG1 |
2 |
|
7 |
IN |
|
|
|
|
|
|
|
|
|
|
FLG2 |
3 |
|
6 |
GND |
|
|
|
|
|
|
|
|
|
|
CTL2 |
4 |
|
5 |
OUT2 |
|
|
|
|
|
|
|
|
|
|
|
|
|
8-Pin DIP/SOP |
PIN CONFIGURATION |
|
|
|
|
|
|
|
PIN No. |
SYMBOL |
I/O |
FUNCTION |
|
|
|
|
1/4 |
CTL1/CTL2 |
Input |
Control : TTL Input |
|
|
|
|
2/3 |
FLG1/FLG2 |
Output |
Over Current Detect Flag : Active-L, Nch open-drain |
|
|
|
|
6 |
GND |
Power |
Ground |
|
|
|
|
7 |
IN |
Power (Input) |
Power Supply : Source of MOSFET |
|
|
|
|
8/5 |
OUT1/OUT2 |
Output |
Output of Switch : Drain of MOSFET |
|
|
|
|
DESCRIPTION of μPD16855A/B/C/D FUNCTION
PART No. |
|
Abstract of Function |
|
|
|
||
CTL Input Logic |
Switch Operation with Over-Current Detect |
||
|
|||
|
|
|
|
μPD16855AG |
“H” active |
Over-Current Limit Operation. Switch Off with CTL Input “L” |
|
|
|
|
|
μPD16855BC/BG |
“L” active |
Over-Current Limit Operation. Switch Off with CTL Input “H” |
|
|
|
|
|
μPD16855CG |
“H” active |
Switch Off regardless of CTL Input |
|
|
|
|
|
μPD16855DG |
“L” active |
|
|
|
|
|
Data Sheet S13020EJ1V0DS00 |
3 |
μPD16855
PIN CONFIGURATION (H:Hi-level, L:Low-level, ON:output ON state, OFF:output OFF state, X:H or L)
μPD16855AG (Active-H)
CTL1 |
FLG1 |
OUT1 |
CTL2 |
FLG2 |
OUT2 |
Operating mode |
|
|
|
|
|
|
|
H |
H |
ON |
H |
H |
ON |
normal mode |
|
|
|
|
|
|
|
H |
H |
ON |
L |
H |
OFF |
only OUT1 is ON |
|
|
|
|
|
|
|
L |
H |
OFF |
H |
H |
ON |
only OUT2 is ON |
|
|
|
|
|
|
|
L |
H |
OFF |
L |
H |
OFF |
standby mode |
|
|
|
|
|
|
|
H |
L |
ON |
H |
H |
ON |
only OUT1 is over-current detect |
|
|
|
|
|
|
|
H |
H |
ON |
H |
L |
ON |
only OUT2 is over-current detect |
|
|
|
|
|
|
|
X |
L |
OFF |
X |
L |
OFF |
TSD mode |
|
|
|
|
|
|
|
X |
L |
OFF |
X |
L |
OFF |
UVLO mode |
|
|
|
|
|
|
|
μPD16855BC/BG (Active-L)
CTL1 |
FLG1 |
OUT1 |
CTL2 |
FLG2 |
OUT2 |
Operating mode |
|
|
|
|
|
|
|
L |
H |
ON |
L |
H |
ON |
normal mode |
|
|
|
|
|
|
|
L |
H |
ON |
H |
H |
OFF |
only OUT1 is ON |
|
|
|
|
|
|
|
H |
H |
OFF |
L |
H |
ON |
only OUT2 is ON |
|
|
|
|
|
|
|
H |
H |
OFF |
H |
H |
OFF |
standby mode |
|
|
|
|
|
|
|
L |
L |
ON |
L |
H |
ON |
only OUT1 is over-current detect |
|
|
|
|
|
|
|
L |
H |
ON |
L |
L |
ON |
only OUT2 is over-current detect |
|
|
|
|
|
|
|
X |
L |
OFF |
X |
L |
OFF |
TSD mode |
|
|
|
|
|
|
|
X |
L |
OFF |
X |
L |
OFF |
UVLO mode |
|
|
|
|
|
|
|
4 |
Data Sheet S13020EJ1V0DS00 |
μPD16855
μPD16855CG (Active-H and Switch off with over-current detect)
CTL1 |
FLG1 |
OUT1 |
CTL2 |
FLG2 |
OUT2 |
Operating mode |
|
|
|
|
|
|
|
H |
H |
ON |
H |
H |
ON |
normal mode |
|
|
|
|
|
|
|
H |
H |
ON |
L |
H |
OFF |
only OUT1 is ON |
|
|
|
|
|
|
|
L |
H |
OFF |
H |
H |
ON |
only OUT2 is ON |
|
|
|
|
|
|
|
L |
H |
OFF |
L |
H |
OFF |
standby mode |
|
|
|
|
|
|
|
H |
L |
OFF |
H |
H |
ON |
only OUT1 is over-current detect |
|
|
|
|
|
|
|
H |
H |
ON |
H |
L |
OFF |
only OUT2 is over-current detect |
|
|
|
|
|
|
|
X |
L |
OFF |
X |
L |
OFF |
TSD mode |
|
|
|
|
|
|
|
X |
L |
OFF |
X |
L |
OFF |
UVLO mode |
|
|
|
|
|
|
|
μPD16855DG (Active-L and Switch off with over-current detect)
CTL1 |
FLG1 |
OUT1 |
CTL2 |
FLG2 |
OUT2 |
Operating mode |
|
|
|
|
|
|
|
L |
H |
ON |
L |
H |
ON |
normal mode |
|
|
|
|
|
|
|
L |
H |
ON |
H |
H |
OFF |
only OUT1 is ON |
|
|
|
|
|
|
|
H |
H |
OFF |
L |
H |
ON |
only OUT2 is ON |
|
|
|
|
|
|
|
H |
H |
OFF |
H |
H |
OFF |
standby mode |
|
|
|
|
|
|
|
L |
L |
OFF |
L |
H |
ON |
only OUT1 is over-current detect |
|
|
|
|
|
|
|
L |
H |
ON |
L |
L |
OFF |
only OUT2 is over-current detect |
|
|
|
|
|
|
|
X |
L |
OFF |
X |
L |
OFF |
TSD mode |
|
|
|
|
|
|
|
X |
L |
OFF |
X |
L |
OFF |
UVLO mode |
|
|
|
|
|
|
|
Data Sheet S13020EJ1V0DS00 |
5 |
|
|
|
|
|
|
|
|
|
|
|
μPD16855 |
|
|
ABSOLUTE MAXIMUM RATINGS (TA = 25 °C) |
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Parameter |
|
Symbol |
|
Conditions |
|
|
|
Ratings |
Unit |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Input Voltage |
|
VIN |
|
|
|
|
|
|
–0.3 to +6 |
V |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Flag Voltage |
|
VFLG |
|
|
|
|
|
|
–0.3 to +6 |
V |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Flag Current |
|
IFLG |
|
|
|
|
|
50 |
mA |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Output Voltage |
|
VOUT |
|
|
|
|
|
|
VIN + 0.3 |
V |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Output Current |
|
IOUT |
|
DC |
|
|
+0.5(VIN = VCTL =5 V) |
A |
|
||
|
|
|
|
|
|
|
|
|
–0.1 (VIN = 0V, VOUT = 5V) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Pulse Width ≤ 100μs |
|
|
+3 |
|
|
||
|
|
|
|
|
Single Pulse |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Control Input Voltage |
|
VCTL |
|
|
|
|
|
|
–0.3 to +6 |
V |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Power Dissipation |
DIP |
PD |
|
|
|
|
|
400 |
mW |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
SOP |
|
|
|
|
|
|
300 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Operating Temperature Range |
TA |
|
|
|
|
|
|
–40 to +85 |
°C |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Channel Temperature Range |
TCH MAX |
|
|
|
|
|
+150 |
°C |
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Storage Temperature Range |
Tstg |
|
|
|
|
|
–55 to +150 |
°C |
|
||
|
|
|
|
|
|
|
|
|
|
|||
|
Note The thermal shutdown circuit (operating temperature is more than 150 °C typ.) builds in this product. |
|||||||||||
|
RECOMMENDED OPERATING RANGE |
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|||
|
Parameter |
|
Symbol |
|
Min |
|
Typ |
|
Max |
Unit |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Input Voltage |
|
VIN |
|
+4 |
|
|
|
|
+5.5 |
V |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Operating Temperature Range |
TA |
|
0 |
|
|
|
|
+70 |
°C |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
6 |
Data Sheet S13020EJ1V0DS00 |
μPD16855
ELECTRICAL CHARACTERISTICS
DC CHARACTERISTICS (Unless otherwise specified, VIN = +5V; TA = +25°C)
Parameter |
Symbol |
Conditions |
|
Min |
Typ |
Max |
Unit |
|
|
|
|
|
|
|
|
Circuit Current |
IDD |
VCTL = 0V (both 1 pin & 4 pin), |
|
1 |
5 |
μA |
|
(only μPD16855A/C) |
|
OUT = open |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VCTL = VIN, OUT = open |
|
|
1 |
1.5 |
mA |
|
|
|
|
|
|
|
|
Circuit Current |
IDD |
VCTL = VIN (both 1 pin & 4 pin), |
|
1 |
5 |
μA |
|
(only μPD16855B/D) |
|
OUT = open |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VCTL = 0V, OUT = open |
|
|
1 |
1.5 |
mA |
|
|
|
|
|
|
|
|
Low-level Input Voltage |
VIL |
CTL Pin |
|
|
|
1.0 |
V |
|
|
|
|
|
|
|
|
High-level Input Voltage |
VIH |
CTL Pin |
|
2.0 |
|
|
V |
|
|
|
|
|
|
|
|
Input Current of CTL pin |
ICTL |
VCTL = 0V |
|
|
0.01 |
1 |
μA |
|
|
|
|
|
|
|
|
|
|
VCTL = VIN |
|
|
0.01 |
1 |
μA |
|
|
|
|
|
|
|
|
Output MOSFET On Resistance |
RON |
TA = 0 to +70 °C, |
DIP |
|
100 |
140 |
mΩ |
|
|
IOUT = 500 mA |
|
|
|
|
|
|
|
SOP |
|
100 |
130 |
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
Output Leak Current |
IO LEAK |
|
|
|
|
10 |
μA |
|
|
|
|
|
|
|
|
Over Current Detect Threshold |
ITH |
TA = 0 to +70 °C |
|
0.6 |
0.9 |
1.25 |
A |
|
|
|
|
|
|
|
|
Flag Output Resistance |
RON F |
IL = 10 mA |
|
|
10 |
25 |
Ω |
|
|
|
|
|
|
|
|
Flag Leak Current |
IO LEAK F |
VFLAG = 5 V |
|
|
0.01 |
1 |
μA |
|
|
|
|
|
|
|
|
Operating Voltage of |
VUVLO |
VIN : Up |
|
3.2 |
3.5 |
3.7 |
V |
Under Voltage Locked Out |
|
|
|
|
|
|
|
|
VIN : Down |
|
3.0 |
3.3 |
3.5 |
V |
|
Circuit |
|
|
|||||
|
|
|
|
|
|
|
|
|
Hysteresis |
|
0.1 |
0.2 |
0.3 |
V |
|
|
|
|
|||||
|
|
|
|
|
|
|
|
AC CHARACTERISTICS (Unless otherwise specified, VIN = +5 V; TA = +25 °C) |
|
|
|||||
|
|
|
|
|
|
|
|
Parameter |
Symbol |
Conditions |
|
Min |
Typ |
Max |
Unit |
|
|
|
|
|
|
|
|
Output Transition |
tRISE |
RL = 10 Ω each output |
|
2.5 |
|
12 |
ms |
Rising Time |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Output Transition |
tFALL |
RL = 10 Ω each output |
|
|
|
10 |
μs |
Falling Time |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Over Current Detect |
tOVER |
|
|
5 |
|
20 |
μs |
Delay Time |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
CTL Input Low-Level Time |
tCTL |
CTL : H→L→H |
|
20 |
|
|
μs |
(only μPD16855A/C) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
CTL Input High-Level Time |
tCTL |
CTL : L→H→L |
|
20 |
|
|
μs |
(only μPD16855B/D) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Data Sheet S13020EJ1V0DS00 |
7 |
μPD16855
MEASUREMENT POINT
Output Transition Rising Time (at ON)/Output Transition Falling Time (at OFF)
at the timing of CTL changing “L” to “H”/“H” to “L” for μPD16855A/C
5 V/3.3 V
CTL
10%
0 V
tRISE
tFALL
5 V
90% 90%
VOUT
10%
0 V
at the timing of CTL changing “H” to “L”/“L” to “H” for μPD16855A/C
5 V/3.3 V
90%
CTL
0 V
tRISE
tFALL
5 V
90% 90%
VOUT
10%
0 V
8 |
Data Sheet S13020EJ1V0DS00 |
μPD16855
Over Current Detect Delay Time/CTL Input Low-Level Time for μPD16855A/C
IOUT |
|
ITH |
|
|
|
VOUT |
μ PD16855A |
|
|
|
|
|
tOVER |
|
|
μ PD16855C |
|
FLG |
90% |
|
|
|
|
|
|
tCTL |
CTL |
90% |
90% |
|
Over Current Detect Delay Time/CTL Input High-Level Time for μPD16855B/D
ITH
IOUT
μ PD16855B
VOUT
tOVER
μ PD16855D
FLG
90%
tCTL
CTL
10% |
10% |
Data Sheet S13020EJ1V0DS00 |
9 |