MSI MS-6567 Schematics

8

7

6

5

4

3

2

1

Last Schematic Update Date:

Cover Sheet
Block Diagram

01/21/2002

D D

MS-6567

SIS 645/650 CHIPSET
Willamette/Northwood 478pin mPGA-B Processor Schematics

VERSION:101

MAIN CLOCKGEN & DDR CLOCK BUFFER
mPGA478-B INTEL CPU Sockets
SIS 645/650 NORTH BRIDGE
DDR SLOT
DDR TERMINATOR
SIS 961A SOUTH BRIDGE
AGP SLOT

CPU:

Willamette/Northwood mPGA-478B Processor

System Brookdale Chipset:

C C

SIS 645/650 (North Bridge)
+961A (South Bridge)

On Board Chipset:

LPC Super I/O -- W83697HF
NEC uPD720100A
REALTEK RTL8100L
ACARD ATP865

Expansion Slots:

AGP2.0 SLOT * 1
PCI2.2 SLOT* 5

B B

CNR SLOT * 1

PCI SLOTS
LAN CONTROLLER
RJ45 & PS2 CON
IDE CONNECTOR
IDE RAID
USB 2.0
USB CONNECTOR
USB 2.0 PORT

AC'97 CODEC

AUDIO CONNECTOR
CNR & CPU FAN
LPC I/O(W83697HF)
Paralle/Serial Port
VRM 9.X
ACPI CONTROLLER
ATX POWER/VGA CON
Front Pannel
Decoupling Capacitor
VCORE(OVER-VOLTAGE)
History

1

2
3 - 4
5 - 6
7 - 10

11 - 12

13

14 - 17

18

19 - 20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

A A

MICRO-STAR INT'L CO.,LTD.

Title

COVER PAGE

Size Document Number Rev

MS-6567 1.0b

C

Date: Sheet

8

7

6

5

4

3

星期二 七月

2

of

137, 02, 2002

1

5

4

3

2

1

D D

System Block Diagram

GPIO_1
GPIO_2
GPIO_3 EXTSMI#
GPIO_4 Pull-Down

GPIO_0

SOCKET-478

GPIO_5 PREQ#5(Pull-Up)
GPIO_6
GPI_7 RESUME Pull-Down

Host Bus

Support Dual Monitor

VGA

D-SUB

AGP SLOT

DDR SDRAM

SSTL-2 Termination

(Only for DDR)

SIS645DX/651

C C

VGA Connector

USB 2.0

VGA CONNECTOR

VGA

DIMM 1 DIMM 2

DIMM 3

Rtt

GPI_8 RING
GPI_9
GPI_10
GPIO_11

GPIO_13
GPIO_14
GPIO_15
GPIO_16
GPIO_17
GPIO_18
GPIO_19

Support Max to six-PCI Devices

IDE RAID

Lan

IDE 1

B B

PCI SLOT 3 PCI SLOT 2 PCI SLOT 1

IDE 2

KEYBOARD
/MOUSE

PS/2

HyperZip

SiS962

LPC Bus

512 MB

Audio Codec

CNR

USB 0

USB 1

AC'97

USB 2

USB 3

Analog In

Analog Out

GPIO_20

I/O
I/O
I/O
I/O
I/O
I/O
I/O

MAIN
MAIN
MAIN
MAIN
MAIN
MAIN
MAIN

VID0
Pull-Down
THERM#

PGNT#5(Pull-Up)
I/O
I

RESUME

I RESERVED

RESUME

I RESERVED

RESUME

I/O RESUME

RESERVED

Pull-DownGPIO_12 I/O RESUME
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O

RESUME
RESUME
RESUME
RESUME
RESUME
RESUME
RESUME
RESUME

Flash Rom protection H: Disable, L: Enable

LAN_WAKE#

KBDAT

KBCLK

MSDAT

MSCLK

SMBCLK

SMBDAT

GPIO Table on SIS961

FAN1FAN

Legacy
ROM

A A

5

2

FAN CONTROL

IR/CIR

LPC Super I/O

GAME/MIDIGPIOs

4

VOLTAGE MONITOR

TEMPERATURE MONITOR

SERIAL PARALLEL FLOPPY

MICRO-STAR INT'L CO.,LTD.

Title

System Block Diagram

Size Document Number Rev

MS-6567 1.0b

Date: Sheet

3

2

星期二 七月

1

of

237, 02, 2002

5

4

3

2

1

D D

VCC3

VCC3

CB195

VCC3

CB180

0.1u

Q26

R218
10K

0.1u

CB197

L48

X_80_0805

CE7

CP24

X_COPPER

CB178

0.1u

CB177

0.1u

CB196

0.1u

10u

C C

VCC3

R219
10K

VCCP

R207

10K

NPN-MBT3904LT1-S-SOT23

Q27

NPN-MBT3904LT1-S-SOT23

VCC3

B B

CB194

0.1u

CB184

1000p

CB179

0.1u

0.1u

R217

CP26 X_COPPER

L49

X_80_0805

CB182

0.1u

0.1u

CB187

CB198

0.1u

475

Main Clock Generator

U15
ICS952004-SSOP48

1

VDDREF

11

VDDZ

13

VDDPCI

19

VDDPCI

28

VDD48

29

VDDAGP

42

VDDCPU

48

VDDSD

12

PCI_STOP#

45

CPU_STOP#

5

VSSREF

8

VSSZ

18

VSSPCI

24

VSSPCI

25

VSS48

32

VSSAGP

41

VSSCPU

46

VSSSD

33

PD#/VTT_PWRGD

38

IREF

36

VDDA

CB181

1000p

37

VSSA

XIN

6

14M-32pf-HC49S-D

C143
27p

Y1

CPUCLK0

CPUCLK#0

CPUCLK1

CPUCLK#1

SDCLK

AGPCLK0
AGPCLK1

ZCLK0
ZCLK1

PCICLK_F0/FS3
PCICLK_F1/FS4

PCICLK0
PCICLK1
PCICLK2
PCICLK3
PCICLK4
PCICLK5

REF0/FS0
REF1/FS1
REF2/FS2

24_48M/MULTISEL

SCLK

SDATA

XOUT

7

C134
27p

48M

CPUCLK0
CPUCLK-0

CPUCLK1
CPUCLK-1

SDCLK

X_33

CPUCLK0

33

CPUCLK-0

33

CPUCLK1

33

CPUCLK-1

33

SDCLK

22

AGPCLK0

22

AGPCLK1

22

ZCLK0

22

ZCLK1

22

PCICLK0
96XPCLKFS4
PCICLK1
PCICLK2

PCICLK3
PCICLK4
PCICLK5
PCICLK6

33

REFCLK0

33

REFCLK1

33

APICCLK

33

REFCLK2

UCLK48M

22

SIO48M

22

SMBCLK
SMBDAT

VCC3

F0~F4 intern a l P ul l- Down 120K

R291 2.7K
R292 X_2.7K
R288 X_2.7K
R271 X_2.7K
R276 2.7K

CPUCLK0 5
CPUCLK-0 5

CPUCLK1 7
CPUCLK-1 7

SDCLK 8
AGPCLK0 7

AGPCLK1 18
ZCLK0 9

ZCLK1 14
PCICLK0 21

96XPCLK 14
PCICLK1 19
PCICLK2 19

PCICLK3 19
PCICLK4 20
PCICLK5 20,24
PCICLK6 28,29

ICS332 24
REFCLK0 9
REFCLK1 15
APICCLK 15
REFCLK2 26
UCLK48M 16

SIO48M 29

SMBCLK 4,11,12,15,28,32
SMBDAT 4,11,12,15,28,32

FS0
FS1

FS3

R542
R543

AGPCLK0
AGPCLK1

ZCLK0

ZCLK1

PCICLK2
PCICLK1
96XPCLK
PCICLK0

PCICLK6
PCICLK5
PCICLK4
PCICLK3

APICCLK

REFCLK0
REFCLK1
REFCLK2

UCLK48M
SIO48M

BSEL0 5

FS2

10K

FS4

10K

SMBCLK
SMBDAT

40
39

44
43

47
31

30
9

10

FS3

14
15
16
17
20
21
22
23

FS0

2

FS1

3

FS2

4
27

26

MULTISEL

35
34

R237
R238

R235
R236

R234
R239

R240
R289

R290

RN76 33

7 8
5 6
3 4
1 2

RN77 33

7 8
5 6
3 4
1 2

R760
R283
R285
R286

R287

R241
R242

R215
R216

R213
R214

49.9

49.9

49.9

49.9

C110 20p

C111 X_10p_0603

C112 X_10p_0603

C163 X_10p_0603

C164 X_10p_0603

CN18 10p

1 2
3 4
5 6
7 8

CN19 10p

1 2
3 4
5 6
7 8

C161 X_10p_0603

C153 X_10p_0603

C160 X_10p_0603

C162 X_10p_0603

C113 10p_0603

C114 10p_0603

C251 X_10p
C252 X_10p

FS4 FS3 FS2 FS1 FS0 CPU SDRAM ZCLK AGP PCI

0000

001111

100 100

100133

6666666633

33

MULTISEL inter na l Pu ll -U p 120K

A A

5

4

MULTISEL

R243 X_4.7K

R220 X_4.7K

3

VCC3

MICRO-STAR INT'L CO.,LTD.

Title

MAIN CLOCK GEN & BUFFER

Size Document Number Rev

MS-6567 1.0b

Date: Sheet

2

星期三 七月

1

of

337, 03, 2002

8

A

7

6

5

4

3

2

1

D D

VCC2.5V

C C

VCC2.5V

B B

CP11 X_COPPER

CB126

0.1u

CB127

0.01u

CP14 X_COPPER

L32

X_80_0805

L28

X_80_0805

CE5
22u

CE4

+

22u

CB88

+

0.1u

CB124

0.1u

SMBCLK
SMBDAT

CB87

0.1u

CBVDD

CB118

0.01u

R116
R86 0

FWDSDCLKO DDRCLK-3

FB_OUT

Clock Buffer (DDR)

(OPTIONS)
1: (ICS-93705)

CBVDD

U7
93705CF

VDDI2C
VDD
VDD
VDD
VDD
VDD
VDD
VDD

AVDD

AGND
SCLK

SDATA
CLK_IN

NC
FB_IN

CB123

0.1u

CB111

0.1u

FB_OUT

CB110

0.1u

15

4
11
21
28
34
38
45

16

0

17
12

37
13

14
35

CLK0
CLK1
CLK2
CLK3
CLK4
CLK5
CLK6
CLK7
CLK8
CLK9

CLK#0
CLK#1
CLK#2
CLK#3
CLK#4
CLK#5
CLK#6
CLK#7
CLK#8
CLK#9

By-Pass Capacitors
Place near to the Clock Buffer

DDRCLK0

DDRCLK[0..8]
DDRCLK-[0..8]
SMBCLK

SMBDAT
FWDSDCLKO

R111

3

R112

5

R115

10

R118

20

R119

22

R81

46

R82

44

R85

39

R89

29
27

R110

2

R113

6

R114

9

R117

19

R120

23

R80

47

R83

43

R84

40

R88

30
26

R87

33
32

NC

DDRCLK0

0

DDRCLK1

0

DDRCLK2

0

DDRCLK3

0

DDRCLK5

0

DDRCLK4

0

DDRCLK8

0

DDRCLK7

0

DDRCLK6

0

DDRCLK-0

0

DDRCLK-1

0

DDRCLK-2

0
0

DDRCLK-5

0

DDRCLK-4

0

DDRCLK-8

0

DDRCLK-7

0

DDRCLK-6

0

FB_OUT

22

C43

10p

DDRCLK[0..8] 11,12
DDRCLK-[0..8] 11,12
SMBCLK 3,11,12,15,28,32

SMBDAT 3,11,12,15,28,32
FWDSDCLKO 8

DDRCLK1
DDRCLK2
DDRCLK3
DDRCLK5
DDRCLK4
DDRCLK8
DDRCLK7
DDRCLK6

DDRCLK-0
DDRCLK-1
DDRCLK-2
DDRCLK-3
DDRCLK-5
DDRCLK-4
DDRCLK-8
DDRCLK-7
DDRCLK-6

C58 X_10p
C59 X_10p
C62 X_10p
C64 X_10P
C65 X_10P
C38 X_10P
C39 X_10P
C42 X_10P
C45 X_10P

C57 X_10P
C60 X_10P
C61 X_10P
C63 X_10P
C66 X_10P
C37 X_10P
C40 X_10P
C41 X_10P
C44 X_10P

36

NC

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

178182425314142

48

A

MICRO-STAR INT'L CO.,LTD.

Title

DDR CLOCK BUFFER

Size Document Number Rev

MS-6567 1.0b

B

星期二 七月

8

7

6

5

4

3

Date: Sheet

2

437, 02, 2002

of

1

8

7

6

5

4

3

2

1

CPU GTL REFERNCE VOLTAGE BLOCK

VCCP

Length < 1.5inch.

CPU SIGNAL BLOCK

HDBI#0
HDBI#1
HDBI#2
HDBI#3

ITP_TDI
ITP_TDO
ITP_TMS
ITP_TRST#
ITP_TCK
CPU_TMPA

THERMTRIP#

PROCHOT#
IGNNE#
SMI#
A20M#
CPUSLP#

CPU_GD
CPURST#
HD#63

HD#62
HD#61
HD#60
HD#59
HD#58
HD#57
HD#56
HD#55
HD#54

HA#[3..31]7

G25

AC3

AA3
AB2

AF26

AB26

AD2

AD3
AE21
AF24
AF25

AD6

AD5
AB23
AB25
AA24

AA22
AA25

W25

W26

E21
P26

V21

V6
B6
Y4

W5

H5
H2

J6

G1
G4
G2

F3
E3

D2

E2

C1
D5

F7
E6

D4

B3

C4

A2

C3

B2
B5

C6

A22

A7

Y21
Y24
Y23

Y26
V24

U4A

DBI0#
DBI1#
DBI2#
DBI3#

IERR#
MCERR#
FERR#
STPCLK#
BINIT#
INIT#
RSP#

DBSY#
DRDY#
TRDY#

ADS#
LOCK#
BNR#
HIT#
HITM#
BPRI#
DEFER#

TDI
TDO
TMS
TRST#
TCK
THERMDA
THERMDC
THERMTRIP#
GND/SKTOCC#
PROCHOT#
IGNNE#
SMI#
A20M#
SLP#

RESERVED0
RESERVED1
RESERVED2
RESERVED3
RESERVED4
RESERVED5
RESERVED6

BSEL0
BSEL1

PWRGOOD
RESET#
D63#

D62#
D61#
D60#
D59#
D58#
D57#
D56#
D55#
D54#

V22

HD#53

7

HA#26

HA#25

HA#23

HA#17

HA#13

HA#12

HA#31

HA#29

HA#28

HA#24

HA#30

AB1Y1W2V3U4T5W1R6V2T4U3P6U1T2R3P4P3R2T1N5N4N2M1N1M4M3L2M6L3K1L6K4K2

A35#

A34#

A33#

A32#

A31#

A30#

A29#

D53#

D52#

D51#

D50#

D49#

D48#

D47#

D46#

D45#

D44#

U21

V25

U23

U24

U26

T23

T22

T25

T26

R24

HD#48

HD#45

HD#46

HD#52

HD#49

HD#44

HD#47

HD#43

HD#50

HD#51

HA#27

A28#

D43#

R25

HD#42

A27#

D42#

HD#41

P24

A26#

D41#

R21

HD#40

A25#

D40#

N25

HD#39

A24#

D39#

N26

HD#38

HA#22

A23#

D38#

M26

HD#37

HA#21

A22#

D37#

HD#36

N23

HA#20

A21#

D36#

M24

HD#35

HA#19

A20#

D35#

P21

HD#34

HA#18

A19#

D34#

N22

HD#33

A18#

D33#

M23

HD#32

HA#16

A17#

D32#

HD#31

6

H25

HA#15

A16#

D31#

K23

HD#30

HA#14

A15#

D30#

J24

HD#29

A14#

D29#

A13#

D28#

L22

HD#27

HD#28

M21

HA#11

A12#

D27#

H24

HD#26

HA#10

A11#

D26#

G26

HD#25

HA#9

A10#

D25#

L21

HD#24

HA#8

A9#

D24#

D26

HD#23

HA#7

A8#

D23#

F26

HD#22

HA#6

A7#

D22#

E25

HD#21

HA#5

A6#

D21#

F24

HD#20

A5#

D20#

HA#4

HA#3

A4#

D19#

F23

HD#19

HD#18

G23

A3#

D18#

E24

HD#17

AE25A5A4

DBR#

VCC_SENSE

Differential
Host Data
Strobes

D17#

D16#

D15#

D14#

D13#

H22

D25

J21

D23

C26

HD#16

HD#14

HD#15

HD#13

HD#12

AD26

AC26

ITP_CLK1

ITP_CLK0

VSS_SENSE

D12#

D11#

D10#

D9#

H21

G22

B25

C24

HD#9

HD#8

HD#11

HD#10

5

D8#

D7#

C23

HD#7

VID4

AE1

VID4#

D6#

B24

HD#6

VID3

AE2

D22

HD#5

VID2

AE3

VID3#

D5#

C21

HD#4

VID1

AE4

VID2#

D4#

A25

HD#3

VID0

AE5

VID1#

VID0#

LINT1/NMI

LINT0/INTR

D3#

D2#

A23

B22

HD#1

HD#2

GTLREF3
GTLREF2
GTLREF1
GTLREF0

BPM5#
BPM4#
BPM3#
BPM2#
BPM1#
BPM0#

REQ4#
REQ3#
REQ2#
REQ1#
REQ0#

TESTHI12
TESTHI11
TESTHI10

TESTHI9
TESTHI8
TESTHI7
TESTHI6
TESTHI5
TESTHI4
TESTHI3
TESTHI2
TESTHI1
TESTHI0

BCLK1#
BCLK0#

RS2#
RS1#
RS0#

AP1#
AP0#
BR0#

COMP1
COMP0

DP3#
DP2#
DP1#
DP0#

ADSTB1#
ADSTB0#
DSTBP3#
DSTBP2#
DSTBP1#
DSTBP0#
DSTBN3#
DSTBN2#
DSTBN1#
DSTBN0#

D1#

D0#

B21

HD#0

VID[0..4] 36

AA21
AA6
F20
F6

AB4
AA5
Y6
AC4
AB5
AC6

H3
J3
J4
K5
J1

AD25
A6
Y3
W4
U6
AB22
AA20
AC23
AC24
AC20
AC21
AA2
AD24

AF23
AF22

F4
G5
F1

V5
AC1
H6

P1
L24

L25
K26
K25
J26

R5
L5
W23
P23
J23
F21
W22
R22
K22
E22

E5
D1

PGA-S478-F02

GTLREF1
GTLREF2

BPM#5
BPM#4

BPM#1
BPM#0

HREQ#4
HREQ#3
HREQ#2
HREQ#1
HREQ#0

R60 56
R26 56

R59 56

R58 56

RS#2
RS#1

RS#0

R38 49.9
R66 49.9

4

VCCP

CPUCLK-0 3
CPUCLK0 3

RS#[0..2] 7

HBR#0 7

* Short trace

HADSTB#1 7
HADSTB#0 7
HDSTBP#3 7
HDSTBP#2 7
HDSTBP#1 7
HDSTBP#0 7
HDSTBN#3 7
HDSTBN#2 7
HDSTBN#1 7
HDSTBN#0 7

NMI 15
INTR 15

HREQ#[0..4] 7

3

D D

HDBI#[0..3]7

FERR#15

STPCLK#15

INIT#15

HDBSY#7

HDRDY#7

HTRDY#7

HADS#7

BSEL03

HD#[0..63]7

100 MHz
133 MHz

8

HLOCK#7

HBNR#7

HIT#7

HITM#7

HBPRI#7

HDEFER#7

CPU_TMPA29

VTIN_GND29

IGNNE#15

SMI#15

A20M#15

CPUSLP#15

FSB

R544 X_0

CPU_GD7

CPURST#7

C C

Trace : 10
mil width
10mil
space

R63 X_33

BSEL0

0
1

B B

A A

GTLREF1

Length < 1.5inch.

GTLREF2

Every pin put one 220pF cap near it.
Trace Width 15mils, Space 15mils.
Keep the voltage dividers within 1.5 inches of the
first GTLREF Pin

ITP_TMS
ITP_TDO

ITP_TCK

CPU STRAPPING RESISTORS

2/3*Vccp

C22

C21

220p

220p

2/3*Vccp

C16

C17

220p

220p

CPU ITP BLOCK

R28 39
R29 75

R31 27

CLOSED TO SOCKET478

PROCHOT#
CPU_GD
HBR#0
CPURST#
THERMTRIP#

BPM#0
BPM#1
BPM#4
BPM#5

ITP_TDI
ITP_TRST#

CPU_GD
CPURST#
CPUSLP#

CLOSED TO SOCKET478

STPCLK#
CPUSLP#
SMI#
INIT#
FERR#

A20M#
INTR
NMI
IGNNE#

Title

Size Document Number Rev

Date: Sheet

R14 62
R64 62
R48 49.9
R65 49.9
R50 62

R22 49.9
R23 49.9
R25 49.9
R24 49.9

R49 150
R30 680

R13 56
R16 56
R17 56
R15 56

R27 62

RN2

7 8
5 6
3 4
1 2

56

MICRO-STAR INT'L CO.,LTD.

mPGA478 CPU-1

MS-6567 1.0b

星期三 七月

2

R61

49.9

C30

R62

1u

100

VCCP

R12
X_49.9-1%

R19
X_100-1%

VCCP

VCCP

VCCP

VCCP

X_1000pC33
X_1000pC34
X_0.022uC3

VCCP

VCCP

of

537, 03, 2002

1

8

7

6

5

4

3

2

1

VCC

VSS

VCC

VSS

F13

VCC

VSS

G21G6G24

F15

F17

VCC

VCC

VSS

VSS

G3H1H23

F19

VCC

VSS

VCC_VID

F9

VCC

VSS

VSS

AF4

VCC-VID

VSS

H26H4J2

AF3

VSS

AE23

VCC-VIDPRG

VSS

VSS

J22

J25J5K21

VCC-IOPLL

VSS

AD20

VSS

VCCA

VSSA

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS

PGA-S478-F02

AD22

Y5
Y25
Y22
Y2
W6
W3
W24
W21
V4
V26
V23
V1
U5
U25
U22
U2
T6
T3
T24
T21
R4
R26
R23
R1
P5
P25
P22
P2
N6
N3
N24
N21
M5
M25
M22
M2
L4
L26
L23
L1
K6
K3
K24

C32
10u-1206

C27
10u-1206

C31
x_22u-1206

L14 4.7u-10%
L13 4.7u-10%

C26
x_22u-1206

VCCP

CPU VOLTAGE BLOCK

VCCP

D D

AA11
AA13
AA15
AA17
AA19
AA23
AA26

AB10
AB12
AB14

C C

AB16
AB18
AB20
AB21
AB24

AC11
AC13
AC15
AC17
AC19

AC22
AC25

D10
A11
A13
A15
A17
A19
A21
A24
A26

AA1

AA4
AA7
AA9

AB3
AB6
AB8

AC2

AC5
AC7
AC9
AD1

A10

A12

A14

A16

A18

A20A8AA10

AA12

AA14

AA16

AA18

AA8

AB11

AB13

AB15

AB17

AB19

AB7

AB9

AC10

AC12

AC14

AC16

AC18

AC8

AD11

AD13

AD15

AD17

AD19

AD7

AD9

AE10

AE12

AE14

AE16

AE18

AE20

AE6

AE8

AF11

AF13

AF15

AF17

AF19

AF2

AF21

AF5

AF7

AF9

B11

B13

B15

B17

B19B7B9

C10

C12

C14

C16

C18

C20C8D11

D13

D15

D17

D19D7D9

E10

E12

E14

E16

E18

U4B

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VSS

VCC

VSS

VSS

VSS

VSS

VSS

VSS

E23

E7E9F10

E4

E26

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

A3

VSS

A9

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

AD10

AD12

AD14

AD16

AD18

AD21

AD4

AD23

AD8

AE11

AE13

AE15

AE17

AE19

AE22

AE24

AE26

AE7

AE9

AF1

AF10

AF12

AF14

AF16

AF18

AF20

AF6

AF8

B10

B12

B14

B16

B18

B23

B20

B26B4B8

C11

C13

C15

C17C2C19

C22

C25C5C7C9D12

D14

D16

D18

D20

D21D3D24D6D8E1E11

E13

E15

E17

E19

E20E8F11

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VSS

VSS

VSS

VSS

VSS

VSS

VSS

F12

F14

F16

F18F2F22

F25F5F8

B B

CPU DECOUPLING CAPACITORS

VCCP

CB15
X_10u-1206
CB19
X_10u-1206
CB23
X_10u-1206
CB31
X_10u-1206
CB39
X_10u-1206
CB44
X_10u-1206
CB49
X_10u-1206
CB53

A A

X_10u-1206
CB55
X_10u-1206
CB16
X_10u-1206

PLACE CAPS WITHIN CPU CAVITY

8

7

VCCP

CB14
X_10u-1206
CB28
X_10u-1206
CB20
10u-1206
CB33
10u-1206
CB46
10u-1206
CB51
X_10u-1206
CB54
X_10u-1206
CB40
X_10u-1206
CB29
10u-1206

VCCP

CB34
10u-1206
CB41
10u-1206
CB47
10u-1206
CB30
10u-1206
CB35
10u-1206
CB42
10u-1206
CB48
10u-1206

MICRO-STAR INT'L CO.,LTD.

Title

mPGA478 CPU-2

Size Document Number Rev

MS-6567 1.0b

Date: Sheet

6

5

4

3

星期二 七月

2

of

637, 02, 2002

1

5

4

3

2

1

AAD[0..31]
SBA[0..7]

C1XAVSS

C1XAVDD

C4XAVSS

C4XAVDD

HVREF

HPCOMP

HNCOMP

HNCVREF

ST0

ST1

ST2

AAD0

AAD1

AAD2

AAD3

AAD4

AAD5

AAD6

AAD7

AAD8

AAD9

AAD10

AAD11

AAD12

AAD13

AAD14

AAD15

AAD16

AAD17

AAD18

AAD19

AAD20

AAD21

AAD22

AAD23

AAD24

AAD25

AAD26

AAD27

AAD28

AAD29

AAD30

AAD31

SBA7

SBA6

SBA5

SBA4

SBA3

SBA2

SBA1

SBA0

D D

AC/BE#3
AC/BE#2
AC/BE#1
AC/BE#0

AREQ#
AGNT#

AFRAME#

AIRDY#

ATRDY#

ADEVSEL#

ASERR#
ASTOP#

APAR

RBF#
WBF#
PIPE#

AGP8XDET

ADBIH

ADBIL

SB_STB

SB_STB#
AD_STB0

AD_STB#0

AD_STB1

AD_STB#1

AGPCLK

A1XAVDD
A1XAVSS

A4XAVDD
A4XAVSS

AGPVREF

HDSTBN#3
HDSTBN#2
HDSTBN#1
HDSTBN#0

HDSTBP#3
HDSTBP#2
HDSTBP#1
HDSTBP#0

DBI#2

DBI#1

DBI#0

A27

H27

R25

HDBI#2

HDBI#1

HDBI#0

CT13
X_10u_0805

U9A

F6
F3
H4
K5

C9
A6
G2
G1
G3
G4
H5
H1

H3
E8

F8
D9

D10
B3
C4

B5
A4

K1
L1

C1
D1

B10
M1
B9

A9
B8

A8
M3

M2

F20
F23
K24
P24

F21
F24
L24
N25

SIS645DX

ACBE#1
ACBE#0HDEFER#

ADEVSEL#

APAR

ADSTB0

ADSTB1
ADSTB#1

AGPCLK0
AGPRCOMP
A1XAVDD

A1XAVSS
A4XAVDD

A4XAVSS

HDSTBN#3
HDSTBN#2
HDSTBN#1
HDSTBN#0

HDSTBP#3
HDSTBP#2
HDSTBP#1
HDSTBP#0

HDBI#[0..3] 5

2

AH25

AJ25

AH27

AJ27

U21

T21

P21

N21

J17

B20

B19

A19A7F9B7M6M5M4L3L6L4K6L2K3J3K4J2J6J4J1H6F4F1G6E3F5E2E4E1D3D4C2F7C3E6B2D5D6A3D7C5A5C6D8

CPUCLK13

CPUCLK-13

HDEFER#5

HLOCK#5
HTRDY#5

CPURST#5

CPU_GD5

HBPRI#5

RS#[0..2]5

HADS#5

HITM#5

HIT#5

HDRDY#5

HDBSY#5

HBNR#5

C C

HREQ#[0..4]5

HA#[3..31]5

B B

A A

HREQ#[0..4]

HA#[3..31]

VCCP

VCCP VCCP

R122
75

R109
150

5

CPUCLK1 ACBE#3

CPUCLK-1 ACBE#2

HLOCK#
HTRDY# AREQ#
CPURST# AGNT#
CPU_GD AFRAME#

HBPRI# AIRDY#

HBR#0 ATRDY#

HBR#05

RS#[0..2]

HADS#

HITM# RBF#

HIT# WBF#
HDRDY# PIPE#
HDBSY#

HBNR#

HREQ#4
HREQ#3
HREQ#2 SBSTB
HREQ#1 SBSTB#
HREQ#0

HADSTB#1 ADSTB#0
HADSTB#0

HA#31
HA#30
HA#29
HA#28
HA#27
HA#26
HA#25
HA#24
HA#23
HA#22
HA#21
HA#20
HA#19
HA#18
HA#17
HA#16
HA#15
HA#14
HA#13
HA#12
HA#11
HA#10
HA#9
HA#8
HA#7
HA#6
HA#5
HA#4
HA#3

HNCOMP

Rds-on(n) = 10 ohm
HNCVERF = 1/3 VCCP

HPCOMP

Rds-on(p) = 56 ohm
HPCVERF = 2/3 VCCP

HD#[0..63]5

CB115

0.01u

CB105

0.01u

place this capacitor
under 650 solder side

R104

R94

110

HADSTB#15
HADSTB#05

20

AJ26

CPUCLK

AH26

CPUCLK#

U26

DEFER#

U24

HLOCK#

V26

HTRDY#

C20

CPURST#

D19

CPUPWRGD

T27

BPRI#

U25

W26

W28
W29
W24
W25

AD24
AA24

AF26
AE25
AH28
AD26

AG29

AE26
AF28
AC24

AG28

AE29
AD28
AC25
AD27
AE28
AF27
AB24
AB26
AC28
AC26
AC29
AA26
AB28
AB27
AA25
AA29
AA28

BREQ0#

T24

RS#2

T26

RS#1

U29

RS#0

V28

ADS#

T28

HITM#

U28

HIT#
DRDY#

V24

DBSY#

V27

BNR#
HREQ#4

HREQ#3
HREQ#2
HREQ#1

Y27

HREQ#0
HASTB#1

HASTB#0
HA#31

HA#30
HA#29
HA#28
HA#27
HA#26
HA#25
HA#24
HA#23
HA#22
HA#21
HA#20
HA#19
HA#18
HA#17
HA#16
HA#15
HA#14
HA#13
HA#12
HA#11
HA#10
HA#9
HA#8
HA#7
HA#6

Y26

HA#5

Y24

HA#4

Y28

HA#3

HD#63

HD#62

HD#61

HD#60

B21

F19

A21

E19

HD#63

HD#62

HD#61

HD#60

HD#59

R98
150

R101

75

4

RS#2 ASERR#
RS#1 ASTOP#
RS#0

HD#[0..63]

HVREF

CB102

0.1u

HVREF0

HVREF1

HVREF2

C4XAVSS

C4XAVDD

HVREF3

C1XAVSS

C1XAVDD

HOST

HD#59

HD#58

HD#57

HD#56

HD#55

HD#54

HD#53

HD#52

HD#51

HD#50

D22

D20

B22

C22

B23

A23

D21

F22

D24

D23

HD#58

HD#57

HD#56

HD#55

HD#54

HD#53

HD#52

HD#51

HD#50

HD#49

CB94

0.01u

HNCVREF

CB97

0.01u

ST0

ST1

ST2

AAD0

AAD1

AAD2

AAD3

AAD4

AAD5

AAD6

AAD7

HVREF4

HPCOMP

HNCOMP

HNCOMPVREF

AAD8

650-1

HD#49

HD#48

HD#47

HD#46

HD#45

HD#44

HD#43

HD#42

HD#41

HD#40

HD#39

HD#38

HD#37

HD#36

HD#35

HD#34

HD#33

HD#32

C24

B24

E25

E23

D25

A25

C26

B26

B27

D26

B28

E26

F28

G25

F27

F26

G24

H24

HD#48

HD#47

HD#46

HD#45

HD#44

HD#43

HD#42

HD#41

HD#40

HD#39

HD#38

HD#37

HD#36

HD#35

HD#33

HD#32

HD#34

CP56

1 2

X_COPPER_0

CB85

0.01u

X_COPPER_0

L16
X_0

CP7

1 2

C1XAVDD

C1XAVSS

AAD9

HD#31

G29

HD#31

AAD10

HD#30

J26

HD#30

HD#29

AAD11

HD#29

G26

HD#28

VCC3

AAD12

AAD13

HD#28

HD#27

J25

H26

HD#27

HD#26

CT14
X_10u_0805

AAD14

HD#26

G28

AAD15

HD#25

H28

J24

HD#25

HD#24

3

AAD16

AAD17

HD#24

HD#23

K28

HD#23

AAD18

HD#22

J29

HD#22

HD#21

AAD19

HD#21

K27

AAD20

HD#20

J28

HD#20

HD#19

AAD21

HD#19

M24

AAD22

HD#18

L26

HD#18

HD#17

AAD23

AAD24

HD#17

HD#16

K26

L25

HD#16

C4XAVDD

C4XAVSS

L28

HD#15

AAD25

AAD26

AAD27

AAD28

AAD29

AGP

HD#15

HD#14

HD#13

HD#12

HD#11

M26

P26

L29

N24

HD#14

HD#13

HD#12

HD#11

AAD30

HD#10

N26

HD#9

HD#10

AAD31

HD#9

M27

N28

HD#8

HD#8

HD#7

SBA7

HD#7

P27

SBA6

SBA5

SBA4

HD#6

HD#5

HD#4

N29

R24

R28

HD#6

HD#5

HD#4

1 2

X_COPPER_0

CB84

0.01u

1 2

X_COPPER_0

M28

HD#3

CP55

SBA3

HD#3

HD#2

P28

CP6

SBA2

HD#2

HD#1

SBA1

HD#1

R26

C7

SBA0

AGPVSSREF

HD#0

R29

HD#0

HDBI#3

VCC3

L15X_80

AGPRCOMP

DBI#3

E21

ACBE#[0..3]
ST[0..2]
ADSTB[0..1]
ADSTB#[0..1]

AREQ# 18
AGNT# 18
AFRAME# 18
AIRDY# 18
ATRDY# 18
ADEVSEL# 18
ASERR# 18
ASTOP# 18

SBSTB 18
SBSTB# 18

AGPCLK0 3

AVREFGC

HDSTBN#3 5
HDSTBN#2 5
HDSTBN#1 5
HDSTBN#0 5

HDSTBP#3 5
HDSTBP#2 5
HDSTBP#1 5
HDSTBP#0 5

APAR 18
RBF# 18

WBF# 18
PIPE# 18

AAD[0..31] 18

SBA[0..7] 18

ACBE#[0..3] 18

ST[0..2] 18
ADSTB[0..1] 18
ADSTB#[0..1] 18

VDDQ

R160

60.4

VCC3

CT20
X_10U_0805

VCC3

CT22
X_10u_0805

1

AVREFGC 18

737, 02, 2002

of

C253

0.01u

CP53

1 2

CB134

0.1u

CB136

0.1u

L34

X_80

CB132

0.01u
CP15

1 2

X_COPPER_0

CP54

1 2

L36

X_80

CB138

0.01u
CP17

1 2

X_COPPER_0

A1XAVDD

A1XAVSS

A4XAVDD

A4XAVSS

MICRO-STAR INT'L CO.,LTD.

Title

SIS645/650-1

Size Document Number Rev

MS-6567 1.0b

Date: Sheet

星期二 七月

8

A

7

6

5

4

3

2

1

RMD[0..63]

78
56
34
12

VCC3SBY

FWDSDCLKO 4

3

RDQM[0..7]
RDQS[0..7]
RMA[0..14]
RCS-[0..5]
CKE[0..5]

RSRAS# 11,12,13
RSCAS# 11,12,13
RSWE# 11,12,13

RCS-0

RCS-2
RCS-1
RCS-3
RCS-5

RCS-4

S3AUXSW# 32

SDCLK 3

Title

Size Document Number Rev

B

Date: Sheet

D D

Rs place close to DIMM1

RMD1 MD1 MD0
RMD5 MD5 MD1
RMD4 MD4 MD2
RMD0 MD0 MD3
RMD6 MD6 MD4
RMD2 MD2 MD5
RDQM0 DQM0 MD6
RDQS0 DQS0 MD7
RMD9 MD9 DQM0
RMD8 MD8 DQS0
RMD7 MD7 MD8
RMD3 MD3 MD9
RMD11 MD11 MD10
RMD10 MD10 MD11
RMD15 MD15 MD12 RMA5
RMD14 MD14 MD13 RMA6
RDQM1 DQM1 MD14 RMA7
RMD13 MD13 MD15 RMA8
RDQS1 DQS1 DQM1 RMA9
RMD12 MD12 DQS1 RMA10
RMD21 MD21 MD16 RMA11
RMD17 MD17 MD17 RMA12
RMD16 MD16 MD18 RMA13

C C

B B

RMD20 MD20 MD19 RMA14
RMD22 MD22 MD20
RMD18 MD18 MD21
RDQM2 DQM2 MD22 RSCAS#
RDQS2 DQS2 MD23 RSWE#
RMD28 MD28 DQM2
RMD24 MD24 DQS2
RMD23 MD23 MD24
RMD19 MD19 MD25 CS-0
RMD31 MD31 MD26
RMD27 MD27 MD27 CS-2
RMD30 MD30 MD28 CS-3
RMD26 MD26 MD29
RDQM3 DQM3 MD30
RDQS3 DQS3 MD31
RMD25 MD25 DQM3
RMD29 MD29 DQS3
RMD37 MD37 MD32 CKE0
RMD33 MD33 MD33 CKE1
RMD36 MD36 MD34 CKE2
RMD32 MD32 MD35 CKE3
RMD38 MD38 MD36 CKE4
RMD34 MD34 MD37 CKE5
RDQM4 DQM4 MD38
RDQS4 DQS4 MD39
RMD44 MD44 DQM4
RMD40 MD40 DQS4
RMD35 MD35 MD40 SDCLK
RMD39 MD39 MD41
RDQS5 DQS5 MD42 FWDSDCLKO
RDQM5 DQM5 MD43
RMD41 MD41 MD44
RMD45 MD45 MD45
RMD47 MD47 MD46

RMD43 MD43
RMD42 MD42 DQS5
RMD55 MD55 MD48 SDAVSS
RDQS6 DQS6 MD49
RMD54 MD54 MD50
RDQM6 DQM6 MD51 DDRAVDD
RMD53 MD53 MD52
RMD52 MD52 MD53 DDRAVSS
RMD49 MD49
RMD48 MD48 MD55
RMD56 MD56 DQM6
RMD60 MD60 DQS6 DDRVREFA
RMD51 MD51 MD56 DDRVREFB
RMD50 MD50 MD57
RMD62 MD62
RDQM7 DQM7 MD59 DDRAVDD
RMD57 MD57
RMD61 MD61 MD61

RMD63 MD63
RMD58 MD58
RDQS7 DQS7

8

RN3

10
RN5

10
RN7

10
RN11

10
RN9

10
RN15

10
RN17

10
RN23

10
RN29

10
RN26

10
RN38

10
RN40

10
RN41

10
RN44

10
RN47

RN51

10
RN49

10
RN53

10
RN56

10

RN60
10

10

1 2
3 4
5 6
7 8
1 2
3 4
5 6
7 8
1 2
3 4
5 6
7 8
1 2
3 4
5 6
7 8
1 2
3 4
5 6
7 8
1 2
3 4
5 6
7 8
1 2
3 4
5 6
7 8
1 2
3 4
5 6
7 8
1 2
3 4
5 6
7 8
1 2
3 4
5 6
7 8
1 2
3 4
5 6
7 8
1 2
3 4
5 6
7 8
1 2
3 4
5 6
7 8
1 2
3 4
5 6
7 8
1 2
3 4
5 6
7 8
1 2
3 4
5 6
7 8
1 2
3 4
5 6
7 8
1 2
3 4
5 6
7 8
1 2
3 4
5 6
7 8
1 2
3 4
5 6
7 8

MD47RMD46 MD46
DQM5 SDAVDD

MD54

MD58
MD60
MD62RMD59 MD59

MD63
DQM7
DQS7

7

6

AJ23
AG22
AH21

AJ21
AD23
AE23
AF22
AF21
AD22
AH22
AD21
AG20
AE19
AF19
AE21
AD20
AD19
AH19
AF20
AH20
AF18
AG18
AH17
AD16
AD18
AD17
AF17

AJ17
AE17
AH18
AD14
AG14

AJ13
AE13

AJ15
AF14
AD13
AF13
AH13
AH14
AD10
AH10

AE9

AD8
AG10
AF10

AH9

AF9

AD9

AH5

AG4

AE5

AH3

AG6

AF6

AF5

AF4

AH4

AE4

AD6

AE2

AC5

AG2

AG1

AF3

AC6

AD4

AF2

AB6

AD3

AA6

AB3

AC4

AE1

AD2

AC1

AB4

AC2

AJ9

AJ3

U9B

MD0
MD1
MD2
MD3
MD4
MD5
MD6
MD7
DQM0
DQS0/CSB#0
MD8
MD9
MD10
MD11
MD12
MD13
MD14
MD15
DQM1
DQS1/CSB#1
MD16
MD17
MD18
MD19
MD20
MD21
MD22
MD23
DQM2
DQS2/CSB#2
MD24
MD25
MD26
MD27
MD28
MD29
MD30
MD31
DQM3
DQS3/CSB#3
MD32
MD33
MD34
MD35
MD36
MD37
MD38
MD39
DQM4
DQS4/CSB#4
MD40
MD41
MD42
MD43
MD44
MD45
MD46
MD47
DQM5
DQS5/CSB#5
MD48
MD49
MD50
MD51
MD52
MD53
MD54
MD55
DQM6
DQS6/CSB#6
MD56
MD57
MD58
MD59
MD60
MD61
MD62
MD63
DQM7
DQS7/CSB#7

SIS645DX

650-2

5

MA0
MA1
MA2
MA3
MA4
MA5
MA6
MA7
MA8

MA9
MA10
MA11
MA12
MA13
MA14

SRAS#
SCAS#

SWE#

CS#0
CS#1
CS#2
CS#3
CS#4
CS#5

CKE0
CKE1
CKE2
CKE3
CKE4
CKE5

S3AUXSW#

SDCLK

FWDSDCLKO

SDRCLKI

SDAVDD
SDAVSS

DDRAVDD

DDRAVSS

DDRVREFA
DDRVREFB

DRAM_SEL

AH11
AF12
AH12
AG12
AD12
AH15
AF15
AH16
AE15
AD15
AF11
AG8
AJ11
AG16
AF16

AH8
AJ7
AH7

AE7
AF7
AH6
AJ5
AF8
AD7

AB2
AA4
AB1
Y6
AA5
Y5
Y4

AA3
AD11
AE11

Y1
Y2

AA1
AA2

AJ19
AH2

R183 4.7K

W3

4

Rs place close to DIMM1

RMA0
RMA1
RMA2
RMA3
RMA4

CS-1

CS-5

CS-4

R137 22

RSRAS#

R105 10

RN45 10

R102 10

S3AUXSW#

R185 4.7K

C68

X_10P

RMD[0..63] 11,12,13

RDQM[0..7] 11,12,13
RDQS[0..7] 11,12,13
RMA[0..14] 11,12,13
RCS-[0..5] 11,12,13

CKE[0..5] 11,12

VCCM

R121

VCCM

CP42

1 2

L46

X_080/0603

CP21

1 2

X_COPPER_0

L41

150

R123
150

R155
150

R154
150

VCC3

CT25
X_10u-0805

VCC3VCC3SBY

CT24

X_10u-0805

837, 02, 2002

of

1

CB108

0.01u

DDRVREFA

CB113

0.01u

CB139

0.01u

DDRVREFB

CB140

0.01u

SDAVDD

CB154

CB153

0.01u

0.1u

SDAVSS

L44 X_80_0603

CP43

1 2

X_80_0603

CB152

CB151

0.1u

DDRAVSS

MICRO-STAR INT'L CO.,LTD.

SIS645/650-2

MS-6567 1.0b

星期二 七月

0.01u

L37 X_80_0603

CP18 X_COPPER_0

1 2

2

A

5

4

3

2

1

NOTE: This p a ge is for univ ersal PCB design( suitable for both 645 or 650)

NB Hardware Trap Table

0
DLLEN#
DRAM_SEL

D D

R168

150

150

R164

ZAD[0..15]
ZSTB[0..1]
ZSTB-[0..1]

CB155
X_0.1u

ZVREF

CB150

0.1u

VSSZCMP

Z1XAVSS

Z4XAVSS

ZAD[0..15]14
ZSTB[0..1]14

ZSTB-[0..1]14

C C

VCC1_8

B B

TRAP0

TRAP1
CSYNC
RSYNC
LSYNC

ZCLK0

ZCLK03

ZUREQ14
ZDREQ14

ZUREQ
ZDREQ

ZSTB0
ZSTB-0

ZSTB1
ZSTB-1

ZAD0
ZAD1
ZAD2
ZAD3
ZAD4
ZAD5 INTA#
ZAD6
ZAD7
ZAD8 CSYNC
ZAD9 RSYNC
ZAD10 LSYNC
ZAD11
ZAD12
ZAD13 VCOMP
ZAD14 VRSET
ZAD15 VVBWN ENTEST
ZVREF
VDDZCMP

ZCMP_N
ZCMP_P DACAVSS1

Z1XAVDD DCLKAVSS

enable PLL disable PLL
SDR DDR
normal NB debug mode

TV selection, NTSC/PAL(0/1) 0
enable VB
enable VGA interface
enable panel link

U9C
SIS645DX

V3

ZCLK

U6

ZUREQ

U1

ZDREQ

T3

ZSTB0

T1

ZSTB#0

P1

ZSTB1

P3

ZSTB#1

T4

ZAD0

R3

ZAD1

T5

ZAD2

T6

ZAD3

R2

ZAD4

R6

ZAD5

R1

ZAD6

R4

ZAD7

P4

ZAD8

N3

ZAD9

P5

ZAD10

P6

ZAD11

N1

ZAD12

N6

ZAD13

N2

ZAD14

N4

ZAD15

U3

ZVREF

V5

VDDZCMP

U4

ZCMP_N

U2

ZCMP_P

V6

VSSZCMP

W1

Z1XAVDD

W2

Z4XAVDD ECLKAVSS

Z1XAVSS

V2

Z4XAVDD

V1

Z4XAVSS

PCIRST1#21,24,28,29,32

PCIRST1#

PWRGD15,32

AUXOK15,16

PWRGD
AUXOK

1

VGA

Stereo
Glass

HyperZip

650-3

PCIRST#

PWROK

AUXOK

Y3W4W6

TRAP1

D11

TRAP1

TRAP0

E10

Default

1(DDR)

TESTMODE2

TESTMODE1

TESTMODE0

A10

F11

C11

0

0

0
1
0

DLLEN#

E11

F10

ENTEST

ENTEST

embedded pull-low
(30~50K Ohm)

yes
yes
yes

C15

VOSCI

A12

ROUT

B13

GOUT

A13

BOUT

F13

HSYNC

E13

VSYNC

D13

VGPIO0

D12

VGPIO1

B11

INT#A

E12

CSYNC

A11

RSYNC

F12

LSYNC

E14

VCOMP

D14

VRSET

F14

VVBWN

B12

DACAVDD1

C12

DACAVSS1

C13

DACAVDD2

C14

DACAVSS2

B15

DCLKAVDD

A15

DCLKAVSS

B14

ECLKAVDD

A14

ECLKAVSS

for 650 only

RSYNC
TRAP1
CSYNC
LSYNC

REFCLK0

DACAVDD1 PWRGD
DACAVSS1

DACAVDD1

DCLKAVDD

ECLKAVDD

R158 X_4.7K
R146 X_4.7K
R159 X_4.7K
R161 X_4.7K

REFCLK0 3

INTA# 14,18,19,20

CSYNC 18
RSYNC 18
LSYNC 18

AUXOK

VCC3

R142 4.7K
C92 0.1u
C254 0.1u

VCC3

COST DOWN

L42
0

VCC3

A A

5

L39

0

COST DOWN

C83

0.1u

0.1u

C85

Z1XAVDD

Z1XAVSS

Z4XAVDD

Z4XAVSS

VCC1_8

4

L40

0

COST DOWN

C89

0.1u

R165 56

R167 56

VDDZCMP

ZCMP_N

ZCMP_P

VSSZCMP

3

DCLKAVDD

DCLKAVSS

ECLKAVDD

ECLKAVSS

CB119
X_0.1u

L26 X_80

CB120

X_0.1u

L27 X_80_0603

L24

X_80

CP9

1 2

X_COPPER_0
X_80_0603

CP10

1 2

X_COPPER_0

VCC3

CE2

X_10u_0805

L25

VCC3

CE3

X_10u_0805

2

VVBWN

DACAVDD1

DACAVSS1

CB104

CB100

X_0.1u

CP13

VRSETVCOMP

VCC1_8

L30X_80_0603

CE6

X_10u_0805

R127

X_130

1

X_0.1u

L31 X_80

CB128

1 2

X_0.1u

X_COPPER_0

MICRO-STAR INT'L CO.,LTD.

Title

SIS645/650

Size Document Number Rev

MS-6567 1.0b

Date: Sheet

星期二 七月

of

937, 02, 2002

5

4

3

2

1

VCCP VCC1_8 VCC3

H21

H22

J16

J20

J21

J22

K16

K17

K18

K19

K20

K21

L20

M20

N20

P20

R20

R21

T20

U20

V20

W20

Y20

Y21

AA20

AA21

AA22

AB21

AB22

L12

L14

L15

L16

L18

M11

M19

N11

P19

R11

T19

U11

V19

W11

W13

W15

W17

P11

VCCP

AE10
AE12
AE14
AE16
AE18
AE20
AE22

AA10
AA13
AA14
AA15
AA16
AA17

AB13
AB17

C16
C17
C18
D15
D16
D17
D18

AB5
AD5
AE6
AE8

W18

AA8
AA9

AB8
AB9

N10

R10

A16

VTT

A17
A18
B16
B17
B18

E15
E16
E17
E18
F15
F16
F17
F18

V10
V11

Y10
Y12
Y14
Y16
Y18
Y19

J10
J13

K11
K13
L10

W5

P10

T10
T11

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT

VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM

VDDM
VDDM
VDDM

Y9

VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM

E5

VDDQ

E7

VDDQ

E9

VDDQ

G5

VDDQ

J5

VDDQ

L5

VDDQ

H8

VDDQ

H9

VDDQ

J8

VDDQ

J9

VDDQ
VDDQ
VDDQ

K9

VDDQ
VDDQ
VDDQ
VDDQ

N9

VDDQ
VDDQ

N5

VDDZ

R5

VDDZ

U5

VDDZ
VDDZ

P9

VDDZ
VDDZ

R9

VDDZ
VDDZ

T9

VDDZ
VDDZ
VDDZ

PVDDP

PVDDP

PVDDP

PVDDP

PVDDP

PVDDP

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

L17

L19

N19

R19

U19

W19

M12

M13

M14

M15

M16

M17

M18

N12

N13

N14

N15

N16

N17

N18

P12

P13

P14

P15

P16

VCC1_8

4

VTT

650-4

Power

VSS

VSS

VSS

VSS

VSS

VSS

VSS

P17

P18

R12

R13

R14

R15

IVDD

IVDD

IVDD

IVDD

IVDD

IVDD

IVDD

IVDD

IVDD

IVDD

IVDD

IVDD

IVDD

IVDD

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

R16

R17

R18

T12

T13

T14

T15

T16

T17

T18

U12

U13

U14

U15

U16

D D

VCCM

C C

VDDQ

B B

VCC1_8

A A

5

J14

IVDD

IVDD

IVDD

OVDD

PVDDZ

VSS

VSS

VSS

VSS

VSS

VSS

VSS

U17

U18

V12

V13

V14

V15

V16

J15

OVDD

VSS

V17

K15

OVDD

VSS

V18

K10

3

K12

PVDD

B25

K14

PVDD

VSS

C28

M10

PVDD

VSS

C29

PVDD

VSS

VCC3SBY

W10

Y11

PVDDM

VSS

VSS

D27

D28

E28

Y13

PVDDM

PVDDM

VSS

VSS

E29

Y15

Y17

PVDDM

VSS

AF23

AF24

PVDDM

VSS

VSS

AF25

AUX1.8
AUX3.3

VSS

AG24

AG26

VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS

AH23

AH24

VSS

U9D

U10
U9

A20
A22
A24
A26
C19
C21
C23
C25
C27
E20
E22
E24
F25
H25
K25
M25
P25
T25
V25
Y25
AB25
AD25
E27
G27
J27
L27
N27
R27
U27
W27
AA27
AC27
AE27
D29
F29
H29
K29
M29
P29
T29
V29
Y29
AB29
AD29
AF29
AE24
AG25
B4
B6
C8
C10
D2
F2
H2
K2

P2
T2
V4
AD1
AF1
AC3
AE3
AG3
AG5
AG7
AG9
AG11
AG13
AG15
AG17
AG19
AG21
AG23
AJ4
AJ6
AJ8
AJ10
AJ12
AJ14
AJ16
AJ18
AJ20
AJ22
AJ24
AG27

SIS645DX

VCC3SBY

VCC1_8SBY
VCC3SBY

VCCP

CB112

1u
CB107

1u
CB63

1u
CB81

1u

VDDQ

CB146

0.1u
CB149

0.1u

Place these capacitors under 635 solder side

X_0.1u
CB222

VCC1_8

2

VCCP

CB216

X_0.1u
CB218

X_0.1u
CB217

X_0.1u

CB145

0.1u
CB144

0.1u

CB229

X_1u-0805

CB228

X_1u-0805

CB220

X_1u-0805

CB219

X_1u-0805

CB162

1u
CB163

0.1u

VCCM

VCCM

VCC3

CB114

1u
CB211

0.1u
CB213

0.1u

CB116

0.1u
CB86

0.1u
CB64

0.1u
CB38

0.1u

CT18

X_10u_0805

CT21

X_10u_0805

CB221

X_0.1u
CB223

X_0.1u

CB230

X_0.1u
CB226

X_0.1u

MICRO-STAR INT'L CO.,LTD.

Title

Size Document Number Rev

Date: Sheet

VCC1_8SBY

CB164

0.1u

CB103

VCC3SBY

VDDQ

1u
CB133

0.1u

CB225

X_0.1u

CB232

X_0.1u

CB233

X_0.1u
CB231

X_0.1u

1

CB148

0.1u
CB121

0.1u

VCC3

CB227

X_0.1u
CB224

X_0.1u

SIS645/650-4

MS-6567 1.0b

星期二 七月

of

10 37, 02, 2002

8

A

RMD[0..63]8,12,13

RMA[0..14]8,12,13
RDQM[0..7]8,12,13
RDQS[0..7]8,12,13

RMA[0..14]
RDQM[0..7] RDQM[0..7]
RDQS[0..7]

D D

NOTE:

VDDID IS A TRAP ON THE DIMM
MODULE TO INDICATE:

VDDID

REQUIRED POWER

OPEN

VDD=VDDQ

GND

VDD!=VDDQ

MEMORY MUX TABLE:

SDR
CS0
CS1
CS2
CS3
CS4
CS5 CS5
CSB0
CSB1
CSB2
CSB3
CSB4
CSB5
CSB6

C C

CSB7

DDR
CS0
CS1
CS2
CS3
CS4

DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7

VCCM VCCM

B B

9,21,22





RSRAS#8,12,13
RSCAS#8,12,13

RSWE#8,12,13

RCS-[0..5]
CKE[0..5]
DDRCLK[0..8]
DDRCLK-[0..8]

9,21,22
9,21,22

RCS-[0..5]8,12,13

CKE[0..5]8,12

DDRCLK[0..8]4,12

DDRCLK-[0..8]4,12

8

7

RDQM0
RDQM1
RDQM2
RDQM3
RDQM4
RDQM5
RDQM6
RDQM7

RDQS0
RDQS1
RDQS2
RDQS3
RDQS4
RDQS5

RDQS7

RSRAS#
RSCAS#
RSWE#

RCS-0
RCS-1

CKE0
CKE1

DDRCLK1
DDRCLK8
DDRCLK2
DDRCLK-1
DDRCLK-8
DDRCLK-2

7

VCCM

VCC3

RMA0
RMA1
RMA2
RMA3
RMA4
RMA5
RMA6
RMA7
RMA8
RMA9
RMA10
RMA13
RMA14

RMA11
RMA12

120
148
168
184

48
43
41

130

37
32

125

29

122

27
141
118
115
103

59

52
113

97
107
119
129
149
159
169
177
140

5
14
25
36
56
67
78
86
47

44
45
49
51

134
135
142
144

9
10

101
102
173
167

154

65
63

157
158

71

163

21

111
137

16
76

138

17
75

VDD

VDD

VDD

VDD
VDD
VDD
VDDSPD

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13

BA0
BA1
BA2

DM0
DM1
DM2
DM3
DM4
DM5
DM6
DM7
DM8

DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7
DQS8

CB0
CB1
CB2
CB3
CB4
CB5
CB6
CB7

NC
NC(RESET#)
NC
NC
NC
NC(FETEN)

RAS#
CAS#
WE#

S0#
S1#
NC(S2#)
NC(S3#)

CKE0
CKE1

CK0
CK1
CK2
CK0#
CK1#
CK2#

VSS

VSS

VSS

145

152

160

176

VDD

VSS

6

104

112

128

136

143

156

164

172

180738467085108

VDD

VDD

VDDQ

VDDQ

VSS

VSS

VSS

VSS

116

124

132

139

VDDQ

VSS

100

VDDQ

VDDQ

VDDQ

addr =

1010000b

VSS

VSS

VSS

VDDQ

VSS

VDDQ

VSS

VDDQ

VSS

VDDQ

VDDQ

VSS

VSS

VDDQ

VDDQ

VSS

VSS

VDDQ

DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8

DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63

VREF

VDDID

SCL

SDA

SA0

SA1

SA2

VSS

VDDQ

WP

VSS

6

DIMM1

15223054627796

VDDQ

2
4
6
8
94
95
98
99
12
13
19
20
105
106
109
110
23
24
28
31
114
117
121
123
33
35
39
40
126
127
131
133
53
55
57
60
146
147
150
151
61
64
68
69
153
155
161
162
72
73
79
80
165
166
170
171
83
84
87
88
174
175
178
179

1
82

90
92
91

181
182
183

VSS

DDR SDRAM DIMM

3111826344250586674818993

5

RMD0
RMD1
RMD2
RMD3
RMD4
RMD5
RMD6
RMD7
RMD8
RMD9
RMD10
RMD11
RMD12
RMD13
RMD14
RMD15
RMD16
RMD17
RMD18
RMD19
RMD20
RMD21
RMD22
RMD23
RMD24
RMD25
RMD26
RMD27
RMD28
RMD29
RMD30
RMD31
RMD32
RMD33
RMD34
RMD35
RMD36
RMD37
RMD38
RMD39
RMD40
RMD41
RMD42
RMD43
RMD44
RMD45
RMD46
RMD47
RMD48
RMD49
RMD50
RMD51
RMD52

RMD53

RMD54
RMD55
RMD56
RMD57
RMD58
RMD59
RMD60
RMD61
RMD62
RMD63

DDRVREF

5

WP
SMBCLK
SMBDAT

RMD[0..63]
RMA[0..14]

RDQS[0..7]

R71 8.2KR72 8.2K

4

VCCM

VCC3

RMA0
RMA1
RMA2
RMA3
RMA4
RMA5
RMA6
RMA7
RMA8
RMA9
RMA10
RMA13
RMA14

RMA11
RMA12

RDQM0
RDQM1
RDQM2
RDQM3
RDQM4
RDQM5
RDQM6
RDQM7

RDQS0
RDQS1
RDQS2
RDQS3
RDQS4
RDQS5
RDQS6RDQS6
RDQS7

RSRAS#
RSCAS#
RSWE#

RCS-2
RCS-3

CKE2 WP
CKE3 SMBCLK

DDRCLK0
DDRCLK7
DDRCLK3
DDRCLK-0
DDRCLK-7
DDRCLK-3

4

120
148
168
184

48
43
41

130

37
32

125

29

122

27
141
118
115
103

59

52
113

97
107
119
129
149
159
169
177
140

5
14
25
36
56
67
78
86
47

44
45
49
51

134
135
142
144

9
10

101
102
173
167

154

65
63

157
158

71

163

21

111
137

16
76

138

17
75

3

VDD

VDD

VDD

VDD

VDD
VDD
VDD
VDDSPD

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13

BA0
BA1
BA2

DM0
DM1
DM2
DM3
DM4
DM5
DM6
DM7
DM8

DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7
DQS8

CB0
CB1
CB2
CB3
CB4
CB5
CB6
CB7

NC
NC(RESET#)
NC
NC
NC
NC(FETEN)

RAS#
CAS#
WE#

S0#
S1#
NC(S2#)
NC(S3#)

CKE0
CKE1

CK0
CK1
CK2
CK0#
CK1#
CK2#

VSS

VSS

VSS

VSS

145

152

160

176

3

2

DIMM2

VDDQ

VDDQ

VDDQ

VSS

VSS

VSS

星期二 七月

VDDQ

VDDQ

DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63

VREF

VDDID

VSS

VSS

DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9

WP
SCL
SDA

SA0
SA1
SA2

15223054627796

VDDQ

VDDQ

2
4
6
8
94
95
98
99
12
13
19
20
105
106
109
110
23
24
28
31
114
117
121
123
33
35
39
40
126
127
131
133
53
55
57
60
146
147
150
151
61
64
68
69
153
155
161
162
72
73
79
80
165
166
170
171
83
84
87
88
174
175
178
179

1
82

90
92
91

181
182
183

VSS

VSS

DDR SDRAM DIMM

3111826344250586674818993

RMD0
RMD1
RMD2
RMD3
RMD4
RMD5
RMD6
RMD7
RMD8
RMD9
RMD10
RMD11
RMD12
RMD13
RMD14
RMD15
RMD16
RMD17
RMD18
RMD19
RMD20
RMD21
RMD22
RMD23
RMD24
RMD25
RMD26
RMD27
RMD28
RMD29
RMD30
RMD31
RMD32
RMD33
RMD34
RMD35
RMD36
RMD37
RMD38
RMD39
RMD40
RMD41
RMD42
RMD43
RMD44
RMD45
RMD46
RMD47
RMD48
RMD49
RMD50
RMD51
RMD52

RMD53

RMD54
RMD55
RMD56
RMD57
RMD58
RMD59
RMD60
RMD61
RMD62
RMD63

DDRVREF

SMBDAT

104

112

128

136

143

156

164

172

180738467085108

VDD

VDD

VDDQ

VDDQ

VDDQ

VSS

VSS

VSS

VSS

VSS

100

116

124

132

139

VDDQ

VDDQ

VDDQ

VDDQ

VDDQ

VDDQ

addr =

1010001b

VSS

VSS

VSS

VSS

VSS

VSS

MICRO-STAR INT'L CO.,LTD.

Title

DDR1 & DDR2

Size Document Number Rev

MS-6567 1.0b

B

Date: Sheet

2

1

DDRVREF 12

WP 12
SMBCLK 3,4,12,15,28,32
SMBDAT 3,4,12,15,28,32

VCC3

11 37, 02, 2002

of

1

A

8

A

RMD[0..63]8,11,13

RMA[0..14]8,11,13

RDQM[0..7]8,11,13

RDQS[0..7]8,11,13

RMD[0..63]
RMA[0..14]
RDQM[0..7]
RDQS[0..7]

D D

C C

VCCM

R721 8.2K

B B

RSRAS#8,11,13
RSCAS#8,11,13

RSWE#8,11,13

RCS-[0..5]8,11,13

CKE[0..5]8,11

DDRCLK[0..8]4,11

DDRCLK-[0..8]4,11

8

RCS-[0..5]
CKE[0..5]
DDRCLK[0..8]
DDRCLK-[0..8]

7

VCCM

VDD

120
148
168
184

48
43
41

130

37
32

125

29

122

27
141
118
115
103

59

52
113

97
107
119
129
149
159
169
177
140

5
14
25
36
56
67
78
86
47

44
45
49
51

134
135
142
144

9
10

101
102
173
167

154

65
63

157
158

71

163

21

111
137

16
76

138

17
75

VDD

VDD
VDD
VDD
VDDSPD

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13

BA0
BA1
BA2

DM0
DM1
DM2
DM3
DM4
DM5
DM6
DM7
DM8

DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7
DQS8

CB0
CB1
CB2
CB3
CB4
CB5
CB6
CB7

NC
NC(RESET#)
NC
NC
NC
NC(FETEN)

RAS#
CAS#
WE#

S0#
S1#
NC(S2#)
NC(S3#)

CKE0
CKE1

CK0
CK1
CK2
CK0#
CK1#
CK2#

VSS

VSS

160

176

VCC3

RMA0
RMA1
RMA2
RMA3
RMA4
RMA5
RMA6
RMA7
RMA8
RMA9
RMA10
RMA13
RMA14

RMA11
RMA12

RDQM0
RDQM1
RDQM2
RDQM3
RDQM4
RDQM5
RDQM6
RDQM7

RDQS0
RDQS1
RDQS2
RDQS3
RDQS4
RDQS5
RDQS6
RDQS7

RSRAS#
RSCAS#
RSWE#

RCS-4
RCS-5

CKE4 WP
CKE5 SMBCLK

DDRCLK4
DDRCLK6
DDRCLK5
DDRCLK-4
DDRCLK-6
DDRCLK-5

7

6

104

112

128

136

143

156

164

172

180738467085108

VDD

VDD

VDD

VDD

VDDQ

VDDQ

VSS

VSS

VSS

VSS

VSS

VSS

116

124

132

139

145

152

VDDQ

VSS

100

VDDQ

VDDQ

VDDQ

addr =

1010010b

VSS

VSS

VSS

VDDQ

VSS

VDDQ

VSS

VDDQ

VSS

VDDQ

VDDQ

VSS

VSS

VDDQ

VDDQ

VSS

VSS

VDDQ

DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8

DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63

VREF

VDDID

SCL

SDA

SA0

SA1

SA2

VSS

VDDQ

WP

VSS

6

DIMM3

15223054627796

VDDQ

2
4
6
8
94
95
98
99
12
13
19
20
105
106
109
110
23
24
28
31
114
117
121
123
33
35
39
40
126
127
131
133
53
55
57
60
146
147
150
151
61
64
68
69
153
155
161
162
72
73
79
80
165
166
170
171
83
84
87
88
174
175
178
179

1
82

90
92
91

181
182
183

VSS

DDR SDRAM DIMM

3111826344250586674818993

5

RMD0
RMD1
RMD2
RMD3
RMD4
RMD5
RMD6
RMD7
RMD8
RMD9
RMD10
RMD11
RMD12
RMD13
RMD14
RMD15
RMD16
RMD17
RMD18
RMD19
RMD20
RMD21
RMD22
RMD23
RMD24
RMD25
RMD26
RMD27
RMD28
RMD29
RMD30
RMD31
RMD32
RMD33
RMD34
RMD35
RMD36
RMD37
RMD38
RMD39
RMD40
RMD41
RMD42
RMD43
RMD44
RMD45
RMD46
RMD47
RMD48
RMD49
RMD50
RMD51
RMD52

RMD53

RMD54
RMD55
RMD56
RMD57
RMD58
RMD59
RMD60
RMD61
RMD62
RMD63

DDRVREF

R722 4.7K

SMBDAT

5

VCC3

WP 11
SMBCLK 3,4,11,15,28,32
SMBDAT 3,4,11,15,28,32

VCC3

4

CKE3
CKE2
CKE0
CKE1

CKE4
CKE5

VCCM

R719
75

R720
75

VCCM

4

3

RN134

1 2
3 4
5 6
7 8

470

R717 470
R718 470

DDRVREF GEN. & DECOUPLING

CB243

0.01u

CB245

0.01u

DIMM DECOUPLING

CB247

0.1u
CB250

X_0.1u
CB253

0.1u
CB256

0.1u
CB259

X_0.1u
CB262

0.1u

3

2

VCCM

CB244

0.01u

CB248

0.1u
CB251

X_0.1u
CB254

0.1u
CB257

0.1u
CB260

X_0.1u
CB263

0.1u

DDRVREF

CB246

0.01u

DDRVREF 11

CB249

0.1u
CB252

X_0.1u
CB255

0.1u
CB258

0.1u
CB261

X_0.1U
CB264

0.1u

MICRO-STAR INT'L CO.,LTD.

Title

DDR3

Size Document Number Rev

MS-6567 1.0b

B

星期二 七月

Date: Sheet

2

1

12 37, 02, 2002

of

1

A