Intel® 5000 Series Chipset Memory
Controller Hub(MCH)
Thermal/Mechanical Design Guide
May 2006
Document Number: 313067-001
INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL
TERMS AND CONDITIONS OF SALE FOR SU CH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS
ANY EXPRESS OR IMPLIED WARRANTY RELATING TO SALE AND/OR USE OF INTEL PRODUCTS, INCLUDING LIABILITY OR
WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT,
COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT.
Intel may make changes to specifications, product descriptions, and plans at any time, without notice.
Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel
reserves these for future definition and shall have no responsibility whatsoever for con f licts or incompatibilities arising from future
changes to them.
The Intel® 5000 Series chipset Memory Controller Hub may contain design defects or errors known as errata, which may cause the
product to deviate from published specifications. Current characterized errata are available upon request.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained
by calling 1-800-548-4725, or by visiting Intel’s website at http://www.intel.com
Intel and The Dual-Core Intel® Xeon® processor 5000 Sequence, the Intel® 6700PXH 64-bit PCI Hub, the Intel®
E7500/E7501/E7505 chipset
registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.
As the complexity of computer systems increases, so do the power dissipation
requirements. Care must be taken to ensure that the additional power is properly
dissipated. Typical methods to improve heat dissipation include selective use of
ducting, and/or passive heatsinks.
The goals of this document are to:
• Outline the thermal and mechanical operating limits and specifications for the
• Describe reference thermal solutions that meet the specification of the
Properly designed thermal solutions provide adequate cooling to maintain the
Intel 5000 Series chipset MCH die temperatures at or below thermal specifications. This
is accomplished by providing a low local-ambient temperature, ensuring adequate local
airflow, and minimizing the die to local-ambient thermal resistance. By maintaining the
Intel 5000 Series chipset MCH die temperature at or below the specified limits, a
system designer can ensure the proper functionality, performance, and reliability of the
chipset. Operation outside the functional limits can degrade system performance and
may cause permanent changes in the operating characteristics of the component.
®
5000 Series chipset memory controller hub (MCH).
Intel
Intel 5000 Series chipset MCH.
The simplest and most cost effective method to improve the inherent system cooling
characteristics is through careful chassis design and placement of fans, vents, and
ducts. When additional cooling is required, component thermal solutions may be
implemented in conjunction with system thermal solutions. The size of the fan or
heatsink can be varied to balance size and space constraints with acoustic noise.
This document addresses thermal design and specifications for the
Intel 5000 Series chipset MCH components only. For thermal design information on
other chipset components, refer to the respective component datasheet. For the PXH,
refer to the Intel
the Intel
I/O Controller Hub Thermal/Mechanical Design Guidelines.
Note:Unless otherwise specified, the term “MCH” refers to the Intel 5000 Series chipset MCH.
®
®
6700PXH 64-bit PCI Hub Thermal/Mechanical Design Guidelines. For
631xESB/632xESB I/O Controller Hub, refer to the Intel® 631xESB/632xESB
1.1Design Flow
To develop a reliable, cost-effective thermal solution, several tools have been provided
to the system designer. Figure 1-1 illustrates the design process implicit to this
document and the tools appropriate for each step.
BGABall grid array. A package type, defined by a resin-fiber
substrate, onto which a die is mounted, bonded and
encapsulated in molding compound. The primary electrical
interface is an array of solder balls attached to the substrate
opposite the die and
molding compound.
BLTBond line thickness. Final settled thickness of the thermal
interface material after installation of heatsink.
®
Intel
631xESB/632xESB I/O Controller Hub
The chipset component that integrates an Ultra ATA 100
controller, six Serial ATA host controller ports, one EHCI host
controller, and four UHCI host controllers supporting eight
external USB 2.0 ports, LPC interface controller, flash BIOS
interface controller, PCI interface controller, Azalia / AC’97
digital controller, integrated LAN controller, an ASF controller
and a ESI for communication with the MCH. The Intel 631xESB/
632xESB I/O Controller Hub component provides the data
buffering and interface arbitration required to ensure that
system interfaces operate efficiently and provide the bandwidth
necessary to enable the system to obtain peak performance.
MCHMemory controller hub. The chipset component that contains
PXHIntel
PXH-VIntel
T
case_max
the processor interface, the memory interface, the PCI Express*
interface and the ESI interface.
®
6700PXH 64-bit PCI Hub. The chipset component that
performs PCI bridging functions between the PCI Express
interface and the PCI Bus. It contains two PCI bus interfaces
that can be independently configured to operate in PCI (33 or 66
MHz) or PCI-X* mode 1 (66, 100 or 133 MHz), for either 32 or
64 bit PCI devices.
®
6702PXH 64-bit PCI Hub. The chipset component that
performs PCI bridging functions between the PCI Express
interface and the PCI Bus. It contains one PCI bus interface that
can be configured to operate in PCI (33 or 66MHz) or PCI-X
mode 1 (66, 100 or 133 MHz).
Maximum IHS temperature allowed. This temperature is
measured at the geometric center of the top of IHS.
Intel 5000 Series chipset consist of three individual components: the Memory
Controller Hub (MCH), the Intel
®
6700PXH 64-bit PCI Hub (PXH) and the Intel®
631xESB/632xESB I/O Controller Hub. Intel 5000 Series chipset MCH components use
a 42.5 mm, 10-layer flip chip ball grid array (FC-BGA) package (see Figure 2-1, , and
Figure 2-2). For information on the PXH package, refer to the Intel
PCI Hub Thermal/Mechanical Design Guidelines. For information on the Intel
631xESB/632xESB I/O Controller Hub package, refer to the IntelI/O Controller Hub Thermal/Mechanical Design Guidelines.
Figure 2-1. MCH Package Dimensions (Top View)
Handling
Exclusion
Area
38.5 mm,
MCH
IHS
®
6700PXH 64-bit
®
631xESB/632xESB
42.5 mm.38.5 mm.
®
Figure 2-2. MCH Package Dimensions (Side View)
4.23 ± 0.146 mm
3.79 ± 0.144 mm
Notes:
1. Primary datum -C- and seating plan are def ine d by t he spherical crowns of the solder balls (shown before motherboard attach)
2. All dimensions and tolerances conform to ANS I Y 14.5M-1994
3. BGA has a pre-SMT height of 0.5mm and post-SMT height of 0.41-0.46mm
4. Shown before motherboard atta ch; FCBGA has a convex (dome shaped) orientation bef or e reflow and is expected to have a slightly concave (bowl shaped)
orientation after reflow
2.All dimensions and tolerances conform to ANSI Y14.5M-1994.
2.1Package Mechanical Requirements
The Intel 5000 Series chipset MCH package has an integrated heat spreader (IHS) that
is capable of sustaining a maximum static normal load of 15 lbf. These mechanical load
limits must not be exceeded during heatsink installation, mechanical stress testing,
standard shipping conditions and/or any other use condition.
Note:
1. The heatsink attach solutions must not include continuous stress to the chipset
package with the exception of a uniform load to maintain the heatsink-to-package
thermal interface.
2. These specifications apply to uniform compressive loading in a direction
perpendicular to the IHS top surface.
3. These specifications are based on limited testing for design characterization.
Loading limits are for the package only.
Analysis indicates that real applications are unlikely to cause the MCH component to
consume maximum power dissipation for sustained time periods. Therefore, in order to
arrive at a more realistic power level for thermal design purposes, Intel characterizes
power consumption based on known platform benchmark applications. The resulting
power consumption is referred to as the Thermal Design Power (TDP). TDP is the target
power level to which the thermal solutions should be designed. TDP is not the
maximum power that the chipset can dissipate.
®
For TDP specifications, see Table 3-1 for the Intel
the Intel
®
5000V chipset MCH, and Table 3-3 for the Intel® 5000X chipset MCH. FCBGA packages have poor heat transfer capability into the board and have minimal
thermal capability without thermal solution. Intel recommends that system designers
plan for a heatsink when using Intel 5000 Series chipset.
3.2Case Temperature
5000P chipset MCH, Table 3-2 for
To ensure proper operation and reliability of the Intel 5000 Series chipset MCH, the
case temperatures must be at or between the maximum/minimum operating
temperature ranges as specified in Table 3-1 through Table 3-3. System and/or
component level thermal solutions are required to maintain these temperature
specifications. Refer to Chapter 5, “Thermal Metrology” for guidelines on accurately
measuring package case temperatures.
Intel provides thermal simulation models of the Intel 5000 Series chipset MCH and
associated user’s guides to aid system designers in simulating, analyzing, and
optimizing their thermal solutions in an integrated, system-level environment. The
models are for use with the commercially available Computational Fluid Dynamics
(CFD)-based thermal analysis tool FLOTHERM* (version 5.1 or higher) by Flomerics,
Inc. Contact your Intel field sales representative to order the thermal models and
user’s guides.