Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual
property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability
whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to
fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not
intended for use in medical, life saving, or life sustaining applications.
Intel may make changes to specifications and product descriptions at any time, without notice.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
The 82443EX may contain design defects or errors known as errata which may cause the products to deviate from published specifications. Such
errata are not covered by Intel’s warranty. Current characterized errata are available on request.
2
I
C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel.
Implementations of the I
North American Philips Corporation.
Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by:
1. All pins labeled NC are NO CONNECTS and should not be connected on the motherboard
2. All pins labeled (PU) should be connected to a 4.7K to 10K ohm pull-up resistor to 3.3V on the motherboard.
®
Intel
440EX AGPset
Design Guide
1.382443EX/82443LX Register Differences
Register changes between the 82443LX and 82 443 EX are shown below. These specific register/bit
combinations are now Reserved and should be set to their default state to support the Intel 440EX
AGPset. Refer to the Intel
PACCFG - PAC Configuration Register (Device 0)50-51hBit 15 - Set to “1”
MBSC - Memory Buffer Strength Control Register
(Device 0)
Bit 14 - Reserved/Default
Bit 13:11 - Reserved/Default
Bit 8:7 - Reserved/Default
Bit 6 - Reserved/Default
Bit 4:3 - Reserved/Default
Bit 2 - Reserved
Bit 1:0 - Reserved/Default
6C-6FhBit 23:22 - Reserved/Default
Bit 13:12 - Reserved/Default
Bit 11:10 - Reserved/Default
Bit 5:4 - Reserved/Default
Bit 3:2 - Reserved/Default
Bit 1:0 - Reserved/Default
Bit 0 - Reserved/Default
Introduction
1.4Additional Information
All Intel® 440LX AGPset Applications Notes and Specification Updates apply to the Intel® 440EX
AGPset. These documents are available on the WEB or through Intel Field Representatives.
http://developer.intel.com/pcisets
®
Intel
440EX AGPset
Design Guide
1-3
UNITED STATES AND CANADA
Intel Corporation
2200 Mission College Boulevard
P.O. Box 58119
Santa Clara, CA 95052-8119
USA
Tel: 408-765-8080
EUROPE
Intel Corporation (U.K.) Ltd.
Pipers Way
Swindon
Wiltshire SN3 1RJ
UK
Tel: +44 (0) 1793 403000
ASIA PACIFIC
Intel Semiconductor Ltd.
32/F Two Pacific Place
88 Queensway, Central
Hong Kong
Tel: (852) 844-4555
JAPAN
Intel Japan K.K.
5-6 Tokodai, Tsukuba-shi
Ibaraki, 300-26
Japan
Tel: +81-298-47-8511
SOUTH AMERICA
Intel Semicondutores do Brazil LTDA
Rua Florida 1703-2 and CJ 22
04565-001-Sao Paulo, SP
Brazil
Tel: 55-11-5505-2296
FOR MORE INFORMATION
To learn more about Intel Corporation
visit our site on the World Wide Web
at http://www.intel.com /
* Other brands and names are the property of their respective owners.
Printed in USA/0498/PSA
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.