5
D D
4
3
2
1
FOOSE UMA Schematics Document (AMD 15.4")
AMD Giffin CPU S1G2
AMD RS780 +SB700
C C
2008-01-04
REV : SB
B B
DY : Nopop Component
5761 : Use BCM5761E
5756 : Use BCM5756M
B_TPM : Use LOM TPM
C_TPM : Use China TPM
A A
http://hobi-elektronika.net
5
4
3
2
<Variant Name>
<Variant Name>
<Variant Name>
Wistron Corporation
Wistron Corporation
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
A3
A3
A3
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
Date: Sheet of
Date: Sheet of
Date: Sheet of
FOOSE-AMD 15.4" SB
COVER PAGE
COVER PAGE
COVER PAGE
1
15 3 Friday, January 04, 2008
15 3 Friday, January 04, 2008
15 3 Friday, January 04, 2008
5
4
3
2
1
FOOSE AMD 15 UMA Block Diagram
Project code : 91.4X801.001
PCB P/N : 48.4X801.0SB
CLK GEN
D D
ICS9LPRS474AKLFT
6
AMD Giffin CPU
S1G2 (35W)
638-Pin uFCPGA638
7,8,9,10
DDRII 667
DDR II 667
DDRII
667/800
DDRII
667/800
DIMM2
11
DIMM1
12
LCD 15.4"
Inverter
Thermal & Fan
MEC4002
38
OUT
North Bridge
Local Frame Buffer
GDDRII
64MB
C C
HDD SATA
29
12.7mm ODD SATA
29
1394
30
Ricoh
R5C847
Side Port
15
SATA
SATA
E-SATA
USB
SD/SDIO
B B
/MMC+
27
1394
CardReader
CARD-BUS Card
PCI
CARD BUS
Card
28
26,27
BIOS/DASH
16Mb
21
AMD RS780M
CPU I/F
INTEGRATED GRAHPICS
LVDS, CRT I/F
13,14,15,16
South Bridge
AMD SB700
USB 2.0/1.1 ports
(10/100/1000Mb) ETHERNET
High Definition Audio
ATA 66/100
ACPI 1.1
LPC I/F
PCI/PCI BRIDGE
19,20,21,22,23
SPI
HyperTransport
16X16
IN
LVDS(2chanel)
VGA
S-Video
Display Port1
Display Port2
PCIE(6)
A-Link
4X4
HDA
TPM
SSX35B
LPC Bus
(Optional)
Int Mic
Azalia
CODEC
IDT 92HD71B7
MDC MODEM
USB 2.0 x 12
FLASH
2Mb/8Mb
24
25
MIC IN
I/O Board
OP AMP
TPA6040A
32
RJ11
29
PCIE 2
B5756M/5761E
GB DMWG
TPM 1.2
CONN
LOM
25
ESW
24
HP1
33
VSW
TS3DV520E-GP
34
2CH
SPEAKER
RJ45
CONN
18
Analog
MIC/HDP
25
Revision : SB 15"07237-SB
17
CRT CONN
S-Vedio CONN
18
18
DAI
SSM2602
32
Mini-Card 1
WWAN/WPAN
PCIE 0
31
1/2 Mini-Card 2
WLAN/UWB
PCIE 1
Left Side: USB x 2
Right Side:
USB x 2
31
30
I/O Board
39
Fingerprint
PORT 10
(Optional)
37
E-Docking
CHARGER
BQ24745RHDR-GP
INPUTS
+DC_IN_SS
+CHAGER_SRC
OUTPUTS
+PWR_SRC
CPU CORE
ISL6265HRTZ-T-GP
INPUTS
OUTPUTS
+VCC_CORE0
+PWR_SRC
+VCC_CORE1
+VDDNB
SYSTEM DC/DC
SN0608098-GP
INPUTS
+PWR_SRC
OUTPUTS
+5V_ALW
+3.3V_ALW
SYSTEM DC/DC
TPS51116PWPR
INPUTS
+PWR_SRC
OUTPUTS
+1.8V_SUS
+0.9V_DDR_VTT
SYSTEM DC/DC
L6935TR
INPUTS
+1.8V_SUS
OUTPUTS
+1.5V_RUN
SYSTEM DC/DC
TPS51117PWR-GP
INPUTS OUTPUTS
+PWR_SRC
+1.2V_ALW_SUS
SYSTEM DC/DC
TPS51117PWR-GP
INPUTS OUTPUTS
+PWR_SRC
+1.1V_RUN
SYSTEM DC/DC
EMC4002
INPUTS OUTPUTS
+3.3V_RUN
+2.5V_RUN
PCB LAYER
L1:TOP
41
47
46
45
44
43
42
38
L2:VCC
DASH
16Mb
A A
Int.
KB
TouchPad
KSI/KSO
ECE1077
5
34
30
SPI
BC Link
PS2
KBC
MEC 5035
192kB Flash
BC Link
34
4
ECE 5028
SIO Expander
LPC
35
http://hobi-elektronika.net
3
36
<Variant Name>
<Variant Name>
<Variant Name>
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
2
Date: Sheet of
System Block Diagram
System Block Diagram
System Block Diagram
A3
A3
A3
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
LPC
L3:Signal
L4:Signal
L5:GND
L6:Bottom
Wistron Corporation
Wistron Corporation
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
25 3 Friday, January 04, 2008
25 3 Friday, January 04, 2008
25 3 Friday, January 04, 2008
1
5
4
3
2
1
DOCKING
D D
ADAPTER
19.5V 19.5V
3.17A
65W
4.43A
90W
RUN_ON
+PWR_SRC
17
SI3457BDV
+INV_PWR_SRC
ISL6265HR
48
BATTERY
9~11.1V
9cell
85WH
C C
BQ24745RHDR
Charger
47 47
+5V_ALW
B B
SI3456BDV
SI4800BDY
SI4800BDY
49 49
49
SN0608098
47
FDS8880
3.3V_RUN_ON
ALW_ON
ALW_ON
SI3456BDV
AUX_ON
49 24
+5V_ALW
+3.3V_ALW
+3.3V_RUN
HDDC_EN
ODD_EN
RUN_ON
49
+3.3V_LAN
+5V_HDD +5V_ODD +5V_RUN
49 49 49
EMC4002
39
0.39A MAX
0.233A
+2.5V_RUN
39
A A
+3.3V_ALW2
+5V_ALW_2
+15V_ALW
SI4800BDY
3.3V_SUS_ON
+3.3V_SUS
28
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
47
47
47
SI3456BDV
42
AUX_EN_WOWL
+3.3V_WLAN
42
LOM_REGCTL12_PNP
MMJT9435T1G
LOM_REGCTL25_PNP
MBT35200MT1G
L6935TR
+1.5V_RUN
45
30
30
BCM5756M/BCM5761E
24
24
1.5V_RUN_ON
+1.2V_ALW_SUS
+1.2V_LOM
+2.5V_LOM
TPS51117
24
24
+VCC_CORE0
+VCC_CORE1
+VDDNB
44 45
44
1.2V_ALW_SUS_ON
TPS51117
1.1V_RUN
48
48
48
43
43
+1.8V_SUS
46
RUN SUS ALW
TPS51116
1.1V_RUN_ON
1.8V_DDR_ON
+0.9V_DDR_VTT
46
PWM
LDO
46
0.9V_DDR_VTT_ON
<Variant Name>
<Variant Name>
<Variant Name>
Wistron Corporation
Wistron Corporation
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Title
Title
Title
Power Block Diagram
Power Block Diagram
Power Block Diagram
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
A2
A2
5
4
http://hobi-elektronika.net
3
2
A2
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
Date: Sheet
Date: Sheet
Date: Sheet
Taipei Hsien 221, Taiwan, R.O.C.
1
of
35 3 Friday, January 04, 2008
of
35 3 Friday, January 04, 2008
of
35 3 Friday, January 04, 2008
5
4
3
2
1
+3.3V_ALW_R
2N7002
2N7002
4.7K
+3.3V_RUN
2.2K 2.2K
page 22
BCM5761E
2.2K
+3.3V_ALW
10K
2.2K
Charger IC
BQ24745RHDR
+3.3V_SUS
DIMM1 DIMM2
197 195 197
LOM_SBCLK
LOM_SBDATA
+3.3V_ALW
2.2K
0R
SB_SMBDATA_LAN
0R
SB_SMBCLK_LAN
+3.3V_ALW
8.2K 8.2K
13
14
+3.3V_ALW
2.2K
FDV301N
FDV301N
+3.3V_RUN
2N7002
2N7002
Support WAKE ON LAN??
page 38
195 AA18
+3.3V_LAN
2N7002
2N7002
4.7K
133
129
127
Invinter
SMBus Address : 58h
CLK_SDATA
CLK_SCLK
+1.8V_SUS
390 390
CPU_SID
CPU_SIC
(A4) (A0)
+5V_RUN
4.7K
4.7K
71
73
DOCK
page 17
2.2K 2.2K
AF5
AF4
+5V_RUN
77
page 37
+3.3V_RUN
U10A
J6
SMB_ALERT#
D D
SPD
W18
MEM_SCLK
MEM_SDATA
SB700
K1
LOM_SBCLK_R
K2
LOM_SBDATA_R
A10
LOM_SMB_ALERT#
94
LOM_WLAN_SMBDAT
93
LOM_WLAN_SMBCLK
3
DOCK_SMB_ALERT#
5
DOCK_SMB_DAT
6
DOCK_SMB_CLK
7
C C
MEC5035
LCD_SMBDAT
8
LCD_SMBCLK
97
SMBUS_WIRELESS_DAT
98
SMBUS_WIRELESS_CLK
81 MS_DAT
MS_CLK 82
12
CKG_SMBDAT
13
CKG_SMBCLK
DY
+3.3V_ALW_R
2.2K 2.2K
+3.3V_ALN
+3.3V_ALW_R
10K
+3.3V_ALW
8.2K 8.2K
+3.3V_ALW
2.2K 2.2K
99
CPU_THRM_SMBDATA
CPU_THRM_SMBCLK
100
RS780
CLK_DOCK
DAT_DOCK
78
U4C
79
80
4.7K
CLK_KBD
DAT_KBD
+3.3V_ALW
2.2K 2.2K
page 6
2
1
SMBus Address : D2h
28
27
CPU
+3.3V_RUN
F8
DAC_SCL
E8
DAC_SDA
B9
I2C_CLK
A9
I2C_DATA
MEC5035
77
78
ICS9LPRS474
SSM2602
page 7
4.7K
4.7K
+3.3V_RUN
LCD_DDCLK
LCD_DDCDAT
page 30
+3.3V_RUN
2N7002
2N7002
+3.3V_RUN
2N7002
2N7002
3K
3K
+3.3V_ALW
+3.3V_RUN
WLAN_SBCLK
WLAN_SBDATA
SMBUS_WIRELESS_DAT_R
SMBUS_WIRELESS_CLK_R
10K 100K
2N7002
2N7002
DAT_DDC2_S
CLK_DDC2_S
15
16
+3.3V_WLAN
2.2K 2.2K
+3.3V_RUN
2.2K
2
3
LCD1 CONNECTOR
page 17
page 29
30
32
42
19
2.2K
30
32
TS3DV520
page 16
WLAN
page 29
WWAN
+3.3V_ALW
ᒔᎁ
+3.3V_ALW
100K
2
3
9
10
ALW or ALW2,check vender
100
100
Touch pad
Connector
EMC4002
SMBus Address : 5Eh
ECE5028
B B
A A
111
PBAT_SMBDAT
112
PBAT_SMBCLK
39
BC_DAT_ECE1077
40
BC_CLK_ECE1077
75
CLK_TP_SIO
76
DAT_TP_SIO
23
BC_CLK_EMC4002
24
BC_DAT_EMC4002
87
BC_CLK_ECE5028
86
BC_DAT_ECE5028
2.2K 2.2K
+5V_RUN
10k 10k
+3.3V_ALW
100K
+3.3V_ALW
100K
ױא൷
ALW
6
Primary Battery Connector
7
SMBus Address : 16h
page 45
<Variant Name>
<Variant Name>
<Variant Name>
Title
Title
http://hobi-elektronika.net
5
4
3
2
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
A1
A1
A1
Date: Sheet
Date: Sheet
Date: Sheet
1
Wistron Corporation
Wistron Corporation
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
SMBUS BLOCK Diagram
SMBUS BLOCK Diagram
SMBUS BLOCK Diagram
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
of
45 3 Friday, January 04, 2008
of
45 3 Friday, January 04, 2008
of
45 3 Friday, January 04, 2008
5
4
3
2
1
POWER STATES
Signal
State
RUN
D D
S0 (Full ON)
SUS
S3 (Suspend to RAM)
S4 (Suspend to DISK) ON OFF
ALW
S5 (SOFT OFF) ON OFF L
ALW
SLP
S3#
SLP
ALWAYS
S5#
PLANE
H
L
L
L
ON
H
ON ON OFF
H
H
SUS
PLANE
RUN
PLANE
ON ON ON
OFF
OFF
CLOCKS
OFF
OFF
OFF
USB PORT#
0
1
2
3
4
5
Left Side Top
Left Side Bottom
Right Side Top
Right Side Bottom
MINI CARD 2 (WLAN)
MINI CARD 1 (WWAN/Bluetooth)
DESTINATION
2.0
Power Management TABLE
ALW SUS RUN ALW_2 (AUX)
+DC_IN
+PWR_SRC
C C
power
plane
State
S0
RUN
B B
S3
SUS
S5 S4/AC
ALW
+5V_ALW_2
+3.3V_ALW_2
+RTC_CELL
ON
ON
ON
+15V_ALW
+5V_ALW
+3.3V_ALW
+3.3V_WLAN
+3.3V_LAN
+2.5V_LOM
+1.2V_LOM
ON
ON
ON
+5V_SUS
+3.3V_SUS
+3.3V_ALW_R
+1.8V_SUS
+1.2V_ALW_SUS +2.5V_RUN
+1.2V_SUS
+0.9V_DDR_VTT
+V_DDR_VREF_M
ON ON
ON
OFF
+5V_RUN
+5V_HDD
+5V_ODD
+3.3V_RUN
+1.8V_RUN
+1.8V_MEM_VDDQ
+1.5V_RUN
+1.2V_RUN
+1.1V_RUN
+0.9V_MEM_VTT
+VCC_CORE0
+VCC_CORE1
+VDDNB
+INV_PWR_SRC
OFF
OFF
SB700
1.1
PCI EXPRESS
Lane 0
Lane 1
7
8
9
10
11
12
13
DESTINATION
MINI CARD-1 WWAN
MINI CARD-2 WLAN
Lane 2
6
ALW
S5 S4 on Battery
ON
OFF OFF
OFF
Lane 3
Lane 4
Lane 5
RESERVED
RESERVED
RESERVED
PCI ROUTING TABLE ( By SB700 side )
A A
PCI DEVICE IDSEL
REQ#/GNT#
VD100/SIRQ
REQ1#
RICOH R5C833
5
AD17
GNT1#
4
SERIRQ
http://hobi-elektronika.net
INT#
INTE# INTF#
SD 1394
3
LOM
Reserve
Card Bus
Dock_1
Dock_2
Biometric
LOM
NC
NC
+RTC_CELL 19,34,35,39
+1.1V_RUN 13,14,15,16,43
+1.2V_ALW_SUS 22,44,49
+1.5V_RUN 31,45,49
+15V_ALW 17,22,24,31,37,47,49
+1.2V_RUN 7,9,16,19,21,22,49,50
+PWR_SRC 17,41,42,43,44,46,47,48,51
+VREF_DDR_MEM 11,12
+0.9V_DDR_VTT 8,11,12,15,46,49
+LCDVDD 17
+VCC_CORE0 10,48
+VCC_CORE1 10,48
+INV_PWR_SRC 17
+1.8V_SUS 8,9,10,11,12,39,45,46,48,49,50
+5V_RUN 18,22,28,30,31,33,34,37,38,39,48,49,50
+5V_ALW 9,17,19,30,38,40,41,42,44,47,49,50,51
+3.3V_ALW 6,17,19,22,24,29,30,31,34,35,37,38,39,40,41,42,47,49,50,51
+3.3V_SUS 9,20,22,29,30,35,39,43,44,46,49,50
<Variant Name>
<Variant Name>
<Variant Name>
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
A3
A3
A3
Date: Sheet
Date: Sheet of
2
Date: Sheet of
+3.3V_RUN 6,9,11,12,14,16,17,18,19,20,21,22,23,24,25,26,27,28,31,32,34,35,37,38,39,40,48,49,50,51
Wistron Corporation
Wistron Corporation
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Table of Content
Table of Content
Table of Content
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
1
+RTC_CELL
+1.1V_RUN
+1.2V_ALW_SUS
+1.5V_RUN
+15V_ALW
+1.2V_RUN
+PWR_SRC
+VREF_DDR_MEM
+0.9V_DDR_VTT
+LCDVDD
+VCC_CORE0
+VCC_CORE1
+INV_PWR_SRC
+1.8V_SUS
+5V_RUN
+5V_ALW
+3.3V_ALW
+3.3V_SUS
+3.3V_RUN
of
55 3 Friday, January 04, 2008
55 3 Friday, January 04, 2008
55 3 Friday, January 04, 2008
5
CLKREQ# MAP
CLK GEN
SSID = CLOCK
D D
C C
SC12P50V2JN-3GP
SC12P50V2JN-3GP
C254
C254
X-14D31818M-43GP
X-14D31818M-43GP
1 2
C250 SC12P50V2JN-3GP C250 SC12P50V2JN-3GP
NB ALINK(100MHz)
SB PCIE(100MHz)
* default
SEL_HTT66
FS0
B B
SEL_SATA
FS1
66 MHz 3.3V single ended HTT clock
1
*0
100 MHz differential HTT clock
1*
100 MHz non-spreading differential SRC clock
100 MHz spreading differential SRC clock
0
CLK_SIO_14M 35
KBC 5035(14MHz)
A A
RS780M
1.1V=(90.9/(90.9+158))*3.3V
WWAN_CLKREQ# 31
LOM_CLKREQ# 24
WLAN_CLKREQ# 31
1 2
1 2
X2
X2
NB OSCIN
(14MHz)
CLK_NB_14M
5
CLKREQ0#
CLKREQ1#
CLKREQ2#
CLKREQ3#
CLKREQ4#
CLKREQ5#
CLKREQ6#
CLKREQ7#
+3.3V_RUN +3.3V_RUN
1
2 3
RN18
RN18
SRN10KJ-5-GP
SRN10KJ-5-GP
4
1 2
R173
R173
DY
DY
1MR2F-GP
1MR2F-GP
X01
CLK_X2
1 2
R831 0R2J-2-GP R831 0R2J-2-GP
CLK_NB_GPPSB# 14
CLK_NB_GPPSB 14
CLK_PCIE_SB# 19
CLK_PCIE_SB 19
R140 33R2J-2-GP R140 33R2J-2-GP
1 2
CLK_NB_14M 14
No use
CLKSRC 1 MINI1
No use
CLKSRC 3 LOM
CLKSRC 4 MINI3
No use
No use
No use
1
2 3
RN24
RN24
SB700_USB(48MHz)
SRN10KJ-5-GP
SRN10KJ-5-GP
4
SRN0J-6-GP
SRN0J-6-GP
SRN0J-6-GP
SRN0J-6-GP
8K2R2J-3-GP
8K2R2J-3-GP
8K2R2J-3-GP
8K2R2J-3-GP
CLK48_USB 20
RN37
RN37
CLK_X1
CLK_X2_R
RN26
RN26
RN33
RN33
R137
R137
R136
R136
SRN10KJ-5-GP
SRN10KJ-5-GP
DY
DY
4
4
+3.3V_RUN
DY
DY
1 2
R166
R166
90D9R3F-GP
90D9R3F-GP
1
4
1 2
1 2
CLK_NB_GFX 14
CLK_NB_GFX# 14
2 3
10KR2J-3-GP
10KR2J-3-GP
DY
DY
1 2
1 2
DY
DY
R171
R171
1 2
158R2F-GP
158R2F-GP
4
1 2
1 2
R250
R250
R249
R249
10KR2J-3-GP
10KR2J-3-GP
DY
DY
CLKREQ0#
CLKREQ2#
EXP_CLKREQ#
CLKREQ#33
22R2J-2-GP
22R2J-2-GP
R174
R174
EC10
EC10
SC4D7P50V2CN-1GP
SC4D7P50V2CN-1GP
2 3
1
2 3
1
R138
R138
8K2R2J-3-GP
8K2R2J-3-GP
R139
R139
8K2R2J-3-GP
8K2R2J-3-GP
4
CLKREQ#40
1 2
1 2
DY
DY
CLK_NB_GPPSB#_R
CLK_NB_GPPSB_R
CLK_PCIE_SB#_R
CLK_PCIE_SB_R
2 3
1
RN34
RN34
SRN0J-6-GP
SRN0J-6-GP
24
50
49
42
41
23
33
40
CLK_48
71
70
67
68
38
39
34
35
FS0
64
FS1
63
FS2
62
CLK_SCLK 32
CLK_SDATA 32
3
X01
Vendor suggest.
X01
Vendor suggest.
CLK_NB_GFX_R
CLK_NB_GFX#_R
4
25
29
U33
U33
CLKREQ0#
CLKREQ1#
CLKREQ2#
CLKREQ3#
CLKREQ4#
CLKREQ5#
CLKREQ6#
CLKREQ7#
48MHZ_0_2X
48MHZ_1_2X
X1
X2
SB_SRC0C_LPRS
SB_SRC0T_LPRS
SB_SRC1C_LPRS
SB_SRC1T_LPRS
REF0_2X/SEL_HTT66
REF1_2X/SEL_SATA
REF2_2X/SEL_27
CLK_NBHT_CLK 14
CLK_NBHT_CLK# 14
31
32
ATIG0C_LPRS
GND
GND
6
73
SRN2K2J-1-GP
SRN2K2J-1-GP
CLK_SCLK
26
30
ATIG1T_LPRS
ATIG0T_LPRS
ATIG1C_LPRS
ICS9LPRS474BKLFT-GP
ICS9LPRS474BKLFT-GP
GNDA
GND48
47
56
72
RN19
RN19
2 3
1
SRN0J-6-GP
SRN0J-6-GP
+3.3V_RUN
RN21
RN21
ATIG2T_LPRS
ATIG2C_LPRS
GNDCPU
GNDHTT
51
1
4
GNDATIG
27
4
2 3
37
VDDSB_SRC
GNDSRC
11
18
2N7002DW-7F-GP
2N7002DW-7F-GP
S
GG
D
CLK_SDATA
http://hobi-elektronika.net
3
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C849
C849
1 2
59
61
43
VDDHTT
VDDREF60VDDREF
VDDSATA
GNDSRC
GNDSATA
GNDREF65GNDREF
46
66
CLK_NBHT_CLK_R
CLK_NBHT_CLK#_R
U29
U29
1
2
3 4
+3.3V_CLK_VDD (40 mils)
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C344
C344
1 2
+3.3V_CLK_VDDREF
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
GNDSB_SRC
36
1 2
52
VDDCPU
6
5
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C801
C801
12
17
28
VDDSRC
VDDSRC
VDDATIG
HTT0C_LPRS/66M57HTT0T_LPRS/66M
58
D
C322
C322
1 2
1 2
C272
C272
69
VDD48
SRC6C/SATAC_LPRS
SRC6T/SATAT_LPRS
SRC7C_LPRS/27MHZ_NS
SRC7T_LPRS/27MHZ_SS
2
+3.3V_ALW +3.3V_RUN
SCD1U10V2KX-4GP
C349
C349
1 2
3
48
VDD
VDDA
SRC0C_LPRS
SRC0T_LPRS
SRC1C_LPRS
SRC1T_LPRS
SRC2C_LPRS
SRC2T_LPRS
SRC3C_LPRS
SRC3T_LPRS
SRC4C_LPRS
SRC4T_LPRS
SRC5C_LPRS
SRC5T_LPRS
CPUKG0T_LPRS
CPUKG0C_LPRS
SMBCLK1SMBDAT
PD#
71.09474.A03
71.09474.A03
55
CLK_SCLK
CLK_SDATA
1
2 3
RN22
RN22
SRN2K2J-1-GP
SRN2K2J-1-GP
4
C303
C303
1 2
1 2
C264
C264
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
S
2
SC1U6D3V2KX-GP
SC1U6D3V2KX-GP
SC1U6D3V2KX-GP
SC1U6D3V2KX-GP
C273
C273
1 2
1 2
CLK_SRC0C_LPRS
21
CLK_SRC0T_LPRS
22
CLK_PCIE_WWAN#_R
19
CLK_PCIE_WWAN_R
20
CLK_PCIE_MINI2#_R
15
CLK_PCIE_MINI2_R
16
CLK_PCIE_LOM#_R
13
CLK_PCIE_LOM_R
14
CLK_PCIE_WLAN#_R
9
CLK_PCIE_WLAN_R
10
CLK_PCIE_EXP#_R
7
CLK_PCIE_EXP_R
8
44
45
4
5
CPU_CLK_R
54
CPU_CLK#_R
53
CKG_SMBCLK 34,42
CKG_SMBDAT 34,42
2
SC1U6D3V2KX-GP
SC1U6D3V2KX-GP
C276
C276
C351
C351
1 2
1 2
C306
C306
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
2 3
1
2 3
1
1
1
2 3
1
2 3
1
1
1
1
2 3
R170
R170
10KR2J-3-GP
10KR2J-3-GP
1
+3.3V_CLK_VDD
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
SC22U6D3V5MX-2GP
SC22U6D3V5MX-2GP
C320
C320
1 2
+3.3V_CLK_VDDA
1 2
C314
C314
SC10U6D3V3MX-GP
SC10U6D3V3MX-GP
4
4
TP32 TP32
TP31 TP31
4
4
TP29 TP29
TP30 TP30
C350
C350
1 2
SRN0J-6-GP
SRN0J-6-GP
RN32
RN32
SRN0J-6-GP
SRN0J-6-GP
RN31
RN31
SRN0J-6-GP
SRN0J-6-GP
RN25
RN25
SRN0J-6-GP
SRN0J-6-GP
RN23
RN23
L28
L28
1 2
BLM18PG121SN1D-GP
BLM18PG121SN1D-GP
L10
L10
1 2
BLM18PG121SN1D-GP
BLM18PG121SN1D-GP
L20
L20
1 2
BLM18PG121SN1D-GP
BLM18PG121SN1D-GP
CLK_NBGPP_CLK# 14
CLK_NBGPP_CLK 14
CLK_PCIE_WWAN# 31
CLK_PCIE_WWAN 31
CLK_PCIE_LOM# 24
CLK_PCIE_LOM 24
CLK_PCIE_WLAN# 31
CLK_PCIE_WLAN 31
+3.3V_RUN
X01
Change to PSL part.
NBGPP(100MHz)
WWAN(100MHz)
LOM(100MHz)
WLAN(100MHz)
EXPRESS CARD
(100MHz)
X01
RN20
RN20
SRN0J-6-GP
SRN0J-6-GP
Change to 0 ohm with D version CLK gen.
4
+3.3V_RUN
1 2
DY
DY
<Variant Name>
<Variant Name>
<Variant Name>
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
Date: Sheet
Clock generator ICS9LPR474
Clock generator ICS9LPR474
Clock generator ICS9LPR474
A3
A3
A3
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
CPU_CLK 9
CPU_CLK# 9
CLOCK_EN# 34
CPU_CLK(200MHz)
Wistron Corporation
Wistron Corporation
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
of
65 3 Friday, January 04, 2008
65 3 Friday, January 04, 2008
65 3 Friday, January 04, 2008
1
5
4
3
2
1
CPU / HT3.0
SSID = CPU
D D
+1.2V_RUN
SC4D7U6D3V5KX-3GP
SC4D7U6D3V5KX-3GP
SC4D7U6D3V5KX-3GP
SC4D7U6D3V5KX-3GP
1 2
1 2
C185
C185
C C
B B
Place close to socket
SC4D7U6D3V5KX-3GP
SC4D7U6D3V5KX-3GP
SCD22U6D3V2KX-1GP
SCD22U6D3V2KX-1GP
1 2
1 2
C74
C74
C573
C573
C584
C584
SC180P50V2JN-1GP
SC180P50V2JN-1GP
SCD22U6D3V2KX-1GP
SCD22U6D3V2KX-1GP
1 2
C182
C182
1 2
C76
C76
HT_NB_CPU_CAD_H0 13
HT_NB_CPU_CAD_L0 13
HT_NB_CPU_CAD_H1 13
HT_NB_CPU_CAD_L1 13
HT_NB_CPU_CAD_H2 13
HT_NB_CPU_CAD_L2 13
HT_NB_CPU_CAD_H3 13
HT_NB_CPU_CAD_L3 13
HT_NB_CPU_CAD_H4 13
HT_NB_CPU_CAD_L4 13
HT_NB_CPU_CAD_H5 13
HT_NB_CPU_CAD_L5 13
HT_NB_CPU_CAD_H6 13
HT_NB_CPU_CAD_L6 13
HT_NB_CPU_CAD_H7 13
HT_NB_CPU_CAD_L7 13
HT_NB_CPU_CAD_H8 13
HT_NB_CPU_CAD_L8 13
HT_NB_CPU_CAD_H9 13
HT_NB_CPU_CAD_L9 13
HT_NB_CPU_CAD_H10 13
HT_NB_CPU_CAD_L10 13
HT_NB_CPU_CAD_H11 13
HT_NB_CPU_CAD_L11 13
HT_NB_CPU_CAD_H12 13
HT_NB_CPU_CAD_L12 13
HT_NB_CPU_CAD_H13 13
HT_NB_CPU_CAD_L13 13
HT_NB_CPU_CAD_H14 13
HT_NB_CPU_CAD_L14 13
HT_NB_CPU_CAD_H15 13
HT_NB_CPU_CAD_L15 13
HT_NB_CPU_CLK_H0 13
HT_NB_CPU_CLK_L0 13
HT_NB_CPU_CLK_H1 13
HT_NB_CPU_CLK_L1 13
HT_NB_CPU_CTL_H0 13
HT_NB_CPU_CTL_L0 13
HT_NB_CPU_CTL_H1 13
HT_NB_CPU_CTL_L1 13
SC180P50V2JN-1GP
SC180P50V2JN-1GP
1 2
C184
C184
(1.2V)1.5A for VLDT
U64A
U64A
D1
D2
D3
D4
E3
E2
E1
F1
G3
G2
G1
H1
J1
K1
L3
L2
L1
M1
N3
N2
E5
F5
F3
F4
G5
H5
H3
H4
K3
K4
L5
M5
M3
M4
N5
P5
J3
J2
J5
K5
N1
P1
P3
P4
SKT-CPU638P-GP-U
SKT-CPU638P-GP-U
62.10055.111
62.10055.111
VLDT_A0
VLDT_A1
VLDT_A2
VLDT_A3
L0_CADIN_H0
L0_CADIN_L0
L0_CADIN_H1
L0_CADIN_L1
L0_CADIN_H2
L0_CADIN_L2
L0_CADIN_H3
L0_CADIN_L3
L0_CADIN_H4
L0_CADIN_L4
L0_CADIN_H5
L0_CADIN_L5
L0_CADIN_H6
L0_CADIN_L6
L0_CADIN_H7
L0_CADIN_L7
L0_CADIN_H8
L0_CADIN_L8
L0_CADIN_H9
L0_CADIN_L9
L0_CADIN_H10
L0_CADIN_L10
L0_CADIN_H11
L0_CADIN_L11
L0_CADIN_H12
L0_CADIN_L12
L0_CADIN_H13
L0_CADIN_L13
L0_CADIN_H14
L0_CADIN_L14
L0_CADIN_H15
L0_CADIN_L15
L0_CLKIN_H0
L0_CLKIN_L0
L0_CLKIN_H1
L0_CLKIN_L1
L0_CTLIN_H0
L0_CTLIN_L0
L0_CTLIN_H1
L0_CTLIN_L1
HT LINK
HT LINK
L0_CADOUT_H0
L0_CADOUT_L0
L0_CADOUT_H1
L0_CADOUT_L1
L0_CADOUT_H2
L0_CADOUT_L2
L0_CADOUT_H3
L0_CADOUT_L3
L0_CADOUT_H4
L0_CADOUT_L4
L0_CADOUT_H5
L0_CADOUT_L5
L0_CADOUT_H6
L0_CADOUT_L6
L0_CADOUT_H7
L0_CADOUT_L7
L0_CADOUT_H8
L0_CADOUT_L8
L0_CADOUT_H9
L0_CADOUT_L9
L0_CADOUT_H10
L0_CADOUT_L10
L0_CADOUT_H11
L0_CADOUT_L11
L0_CADOUT_H12
L0_CADOUT_L12
L0_CADOUT_H13
L0_CADOUT_L13
L0_CADOUT_H14
L0_CADOUT_L14
L0_CADOUT_H15
L0_CADOUT_L15
L0_CLKOUT_H0
L0_CLKOUT_L0
L0_CLKOUT_H1
L0_CLKOUT_L1
L0_CTLOUT_H0
L0_CTLOUT_L0
L0_CTLOUT_H1
L0_CTLOUT_L1
VLDT_B0
VLDT_B1
VLDT_B2
VLDT_B3
AE2
AE3
AE4
AE5
AD1
AC1
AC2
AC3
AB1
AA1
AA2
AA3
W2
W3
V1
U1
U2
U3
T1
R1
AD4
AD3
AD5
AC5
AB4
AB3
AB5
AA5
Y5
W5
V4
V3
V5
U5
T4
T3
Y1
W1
Y4
Y3
R2
R3
T5
R5
HT_CPU_NB_CAD_H0 13
HT_CPU_NB_CAD_L0 13
HT_CPU_NB_CAD_H1 13
HT_CPU_NB_CAD_L1 13
HT_CPU_NB_CAD_H2 13
HT_CPU_NB_CAD_L2 13
HT_CPU_NB_CAD_H3 13
HT_CPU_NB_CAD_L3 13
HT_CPU_NB_CAD_H4 13
HT_CPU_NB_CAD_L4 13
HT_CPU_NB_CAD_H5 13
HT_CPU_NB_CAD_L5 13
HT_CPU_NB_CAD_H6 13
HT_CPU_NB_CAD_L6 13
HT_CPU_NB_CAD_H7 13
HT_CPU_NB_CAD_L7 13
HT_CPU_NB_CAD_H8 13
HT_CPU_NB_CAD_L8 13
HT_CPU_NB_CAD_H9 13
HT_CPU_NB_CAD_L9 13
HT_CPU_NB_CAD_H10 13
HT_CPU_NB_CAD_L10 13
HT_CPU_NB_CAD_H11 13
HT_CPU_NB_CAD_L11 13
HT_CPU_NB_CAD_H12 13
HT_CPU_NB_CAD_L12 13
HT_CPU_NB_CAD_H13 13
HT_CPU_NB_CAD_L13 13
HT_CPU_NB_CAD_H14 13
HT_CPU_NB_CAD_L14 13
HT_CPU_NB_CAD_H15 13
HT_CPU_NB_CAD_L15 13
HT_CPU_NB_CLK_H0 13
HT_CPU_NB_CLK_L0 13
HT_CPU_NB_CLK_H1 13
HT_CPU_NB_CLK_L1 13
HT_CPU_NB_CTL_H0 13
HT_CPU_NB_CTL_L0 13
HT_CPU_NB_CTL_H1 13
HT_CPU_NB_CTL_L1 13
A A
http://hobi-elektronika.net
5
4
3
2
<Variant Name>
<Variant Name>
<Variant Name>
Wistron Corporation
Wistron Corporation
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Title
Title
Title
CPU_HT_LINK I/F_(1/4)
CPU_HT_LINK I/F_(1/4)
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
A3
A3
A3
Date: Sheet
Date: Sheet of
Date: Sheet of
CPU_HT_LINK I/F_(1/4)
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
1
of
75 3 Friday, January 04, 2008
75 3 Friday, January 04, 2008
75 3 Friday, January 04, 2008
5
CPU / DDR2
+0.9V_DDR_VTT
D D
1 2
C554
C554
C711
C711
SC4D7U6D3V5KX-3GP
SC4D7U6D3V5KX-3GP
SC4D7U6D3V5KX-3GP
SC4D7U6D3V5KX-3GP
1 2
C712
C712
SC4D7U6D3V5KX-3GP
SC4D7U6D3V5KX-3GP
1 2
C558
C558
SC4D7U6D3V5KX-3GP
SC4D7U6D3V5KX-3GP
1 2
SSID = CPU
Place near to CPU
SCD22U6D3V2KX-1GP
SCD22U6D3V2KX-1GP
SCD22U6D3V2KX-1GP
SCD22U6D3V2KX-1GP
C193
C193
+0.9V_DDR_VTT
1 2
1 2
C707
C707
C706
C706
SCD22U6D3V2KX-1GP
SCD22U6D3V2KX-1GP
SCD22U6D3V2KX-1GP
SCD22U6D3V2KX-1GP
1 2
1 2
C569
C569
(0.9V)750mA for VTT
U64B
U64B
D10
VTT1
MEM:CMD/CTRL/CLK
C10
R519
MEM_MA0_ODT0 11
MEM_MA0_ODT1 11
MEM_MA0_CS#0 11
MEM_MA0_CS#1 11
MEM_MA_CKE0 11
MEM_MA_CKE1 11
MEM_MA_CLK0_P 11
MEM_MA_CLK0_N 11
MEM_MA_CLK1_P 11
MEM_MA_CLK1_N 11
MEM_MA_ADD0 11
MEM_MA_ADD1 11
MEM_MA_ADD2 11
MEM_MA_ADD3 11
MEM_MA_ADD4 11
MEM_MA_ADD5 11
MEM_MA_ADD6 11
MEM_MA_ADD7 11
MEM_MA_ADD8 11
MEM_MA_ADD9 11
MEM_MA_ADD10 11
MEM_MA_ADD11 11
MEM_MA_ADD12 11
MEM_MA_ADD13 11
MEM_MA_ADD14 11
MEM_MA_ADD15 11
MEM_MA_BANK0 11
MEM_MA_BANK1 11
MEM_MA_BANK2 11
MEM_MA_RAS# 11
MEM_MA_CAS# 11
MEM_MA_WE# 11
R519
39D2R2F-L-GP
39D2R2F-L-GP
1 2
1 2
R518
R518
39D2R2F-L-GP
39D2R2F-L-GP
TP16 TP16
MEMZP
MEMZN CPU_VTT_SUS_FB
MEM_RSVD_M1
1
+1.8V_SUS
C C
B B
B10
AD10
AF10
AE10
H16
T19
V22
U21
V19
T20
U19
U20
V20
N19
N20
E16
F16
Y16
AA16
P19
P20
N21
M20
N22
M19
M22
M24
K22
R21
K20
V24
K24
K19
R20
R23
R19
T22
T24
J22
J20
L20
L21
L19
L22
J21
MEM:CMD/CTRL/CLK
VTT2
VTT3
VTT4
MEMZP
MEMZN
RSVD_M1
MA0_ODT0
MA0_ODT1
MA1_ODT0
MA1_ODT1
MA0_CS_L0
MA0_CS_L1
MA1_CS_L0
MA1_CS_L1
MA_CKE0
MA_CKE1
MA_CLK_H5
MA_CLK_L5
MA_CLK_H1
MA_CLK_L1
MA_CLK_H7
MA_CLK_L7
MA_CLK_H4
MA_CLK_L4
MA_ADD0
MA_ADD1
MA_ADD2
MA_ADD3
MA_ADD4
MA_ADD5
MA_ADD6
MA_ADD7
MA_ADD8
MA_ADD9
MA_ADD10
MA_ADD11
MA_ADD12
MA_ADD13
MA_ADD14
MA_ADD15
MA_BANK0
MA_BANK1
MA_BANK2
MA_RAS_L
MA_CAS_L
MA_WE_L
SKT-CPU638P-GP-U
SKT-CPU638P-GP-U
C70
C70
SC1000P50V3JN-GP
SC1000P50V3JN-GP
VTT5
VTT6
VTT7
VTT8
VTT9
VTT_SENSE
MEMVREF
RSVD_M2
MB0_ODT0
MB0_ODT1
MB1_ODT0
MB0_CS_L0
MB0_CS_L1
MB1_CS_L0
MB_CKE0
MB_CKE1
MB_CLK_H5
MB_CLK_L5
MB_CLK_H1
MB_CLK_L1
MB_CLK_H7
MB_CLK_L7
MB_CLK_H4
MB_CLK_L4
MB_ADD0
MB_ADD1
MB_ADD2
MB_ADD3
MB_ADD4
MB_ADD5
MB_ADD6
MB_ADD7
MB_ADD8
MB_ADD9
MB_ADD10
MB_ADD11
MB_ADD12
MB_ADD13
MB_ADD14
MB_ADD15
MB_BANK0
MB_BANK1
MB_BANK2
MB_RAS_L
MB_CAS_L
MB_WE_L
4
1 2
1 2
1 2
C198
C198
C71
C71
W10
AC10
AB10
AA10
A10
Y10
W17
B18
W26
W23
Y26
V26
W25
U22
J25
H26
P22
R22
A17
A18
AF18
AF17
R26
R25
P24
N24
P26
N23
N26
L23
N25
L24
M26
K26
T26
L26
L25
W24
J23
J24
R24
U26
J26
U25
U24
U23
SC1000P50V3JN-GP
SC1000P50V3JN-GP
SC1000P50V3JN-GP
SC1000P50V3JN-GP
MEM_RSVD_M2
1 2
C195
C195
C566
C566
SC1000P50V3JN-GP
SC1000P50V3JN-GP
+0.9V_SUS_CPU_M_VREF
1
TP25 TP25
1
MEM_MB0_ODT0 12
MEM_MB0_ODT1 12
MEM_MB0_CS#0 12
MEM_MB0_CS#1 12
MEM_MB_CKE0 12
MEM_MB_CKE1 12
MEM_MB_CLK0_P 12
MEM_MB_CLK0_N 12
MEM_MB_CLK1_P 12
MEM_MB_CLK1_N 12
MEM_MB_ADD0 12
MEM_MB_ADD1 12
MEM_MB_ADD2 12
MEM_MB_ADD3 12
MEM_MB_ADD4 12
MEM_MB_ADD5 12
MEM_MB_ADD6 12
MEM_MB_ADD7 12
MEM_MB_ADD8 12
MEM_MB_ADD9 12
MEM_MB_ADD10 12
MEM_MB_ADD11 12
MEM_MB_ADD12 12
MEM_MB_ADD13 12
MEM_MB_ADD14 12
MEM_MB_ADD15 12
MEM_MB_BANK0 12
MEM_MB_BANK1 12
MEM_MB_BANK2 12
MEM_MB_RAS# 12
MEM_MB_CAS# 12
MEM_MB_WE# 12
SC180P50V2JN-1GP
SC180P50V2JN-1GP
TP10 TP10
1 2
C709
C709
SC180P50V2JN-1GP
SC180P50V2JN-1GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SC1000P50V3JN-GP
SC1000P50V3JN-GP
1 2
C563
C563
1 2
C574
C574
1 2
C708
C708
SC180P50V2JN-1GP
SC180P50V2JN-1GP
1 2
C559
C559
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
C116
C116
3
1 2
SC180P50V2JN-1GP
SC180P50V2JN-1GP
+1.8V_SUS
1 2
R509
R509
1KR3F-GP
1KR3F-GP
1 2
1 2
0R3-0-U-GP
0R3-0-U-GP
R513
R513
1KR3F-GP
1KR3F-GP
+V_DDR_VREF_M
R504
R504
DY
DY
2
U64C
U64C
MEM_MA_DATA0 11
MEM_MA_DATA1 11
MEM_MA_DATA2 11
MEM_MA_DATA3 11
MEM_MA_DATA4 11
MEM_MA_DATA5 11
MEM_MA_DATA6 11
MEM_MA_DATA7 11
MEM_MA_DATA8 11
MEM_MA_DATA9 11
MEM_MA_DATA10 11
MEM_MA_DATA11 11
MEM_MA_DATA12 11
MEM_MA_DATA13 11
MEM_MA_DATA14 11
MEM_MA_DATA15 11
MEM_MA_DATA16 11
MEM_MA_DATA17 11
MEM_MA_DATA18 11
MEM_MA_DATA19 11
MEM_MA_DATA20 11
MEM_MA_DATA21 11
MEM_MA_DATA22 11
MEM_MA_DATA23 11
MEM_MA_DATA24 11
MEM_MA_DATA25 11
MEM_MA_DATA26 11
MEM_MA_DATA27 11
MEM_MA_DATA28 11
MEM_MA_DATA29 11
MEM_MA_DATA30 11
MEM_MA_DATA31 11
MEM_MA_DATA32 11
MEM_MA_DATA33 11
MEM_MA_DATA34 11
MEM_MA_DATA35 11
MEM_MA_DATA36 11
MEM_MA_DATA37 11
MEM_MA_DATA38 11
MEM_MA_DATA39 11
MEM_MA_DATA40 11
MEM_MA_DATA41 11
MEM_MA_DATA42 11
MEM_MA_DATA43 11
MEM_MA_DATA44 11
MEM_MA_DATA45 11
MEM_MA_DATA46 11
MEM_MA_DATA47 11
MEM_MA_DATA48 11
MEM_MA_DATA49 11
MEM_MA_DATA50 11
MEM_MA_DATA51 11
MEM_MA_DATA52 11
MEM_MA_DATA53 11
MEM_MA_DATA54 11
MEM_MA_DATA55 11
MEM_MA_DATA56 11
MEM_MA_DATA57 11
MEM_MA_DATA58 11
MEM_MA_DATA59 11
MEM_MA_DATA60 11
MEM_MA_DATA61 11
MEM_MA_DATA62 11
MEM_MA_DATA63 11
MEM_MA_DM0 11
MEM_MA_DM1 11
MEM_MA_DM2 11
MEM_MA_DM3 11
MEM_MA_DM4 11
MEM_MA_DM5 11
MEM_MA_DM6 11
MEM_MA_DM7 11
MEM_MA_DQS0_P 11
MEM_MA_DQS0_N 11
MEM_MA_DQS1_P 11
MEM_MA_DQS1_N 11
MEM_MA_DQS2_P 11
MEM_MA_DQS2_N 11
MEM_MA_DQS3_P 11
MEM_MA_DQS3_N 11
MEM_MA_DQS4_P 11
MEM_MA_DQS4_N 11
MEM_MA_DQS5_P 11
MEM_MA_DQS5_N 11
MEM_MA_DQS6_P 11
MEM_MA_DQS6_N 11
MEM_MA_DQS7_P 11
MEM_MA_DQS7_N 11
G12
F12
H14
G14
H11
H12
C13
E13
H15
E15
E17
H17
E14
F14
C17
G17
G18
C19
D22
E20
E18
F18
B22
C23
F20
F22
H24
J19
E21
E22
H20
H22
Y24
AB24
AB22
AA21
W22
W21
Y22
AA22
Y20
AA20
AA18
AB18
AB21
AD21
AD19
Y18
AD17
W16
W14
Y14
Y17
AB17
AB15
AD15
AB13
AD13
Y12
W11
AB14
AA14
AB12
AA12
E12
C15
E19
F24
AC24
Y19
AB16
Y13
G13
H13
G16
G15
C22
C21
G22
G21
AD23
AC23
AB19
AB20
Y15
W15
W12
W13
SKT-CPU638P-GP-U
SKT-CPU638P-GP-U
MA_DATA0
MA_DATA1
MA_DATA2
MA_DATA3
MA_DATA4
MA_DATA5
MA_DATA6
MA_DATA7
MA_DATA8
MA_DATA9
MA_DATA10
MA_DATA11
MA_DATA12
MA_DATA13
MA_DATA14
MA_DATA15
MA_DATA16
MA_DATA17
MA_DATA18
MA_DATA19
MA_DATA20
MA_DATA21
MA_DATA22
MA_DATA23
MA_DATA24
MA_DATA25
MA_DATA26
MA_DATA27
MA_DATA28
MA_DATA29
MA_DATA30
MA_DATA31
MA_DATA32
MA_DATA33
MA_DATA34
MA_DATA35
MA_DATA36
MA_DATA37
MA_DATA38
MA_DATA39
MA_DATA40
MA_DATA41
MA_DATA42
MA_DATA43
MA_DATA44
MA_DATA45
MA_DATA46
MA_DATA47
MA_DATA48
MA_DATA49
MA_DATA50
MA_DATA51
MA_DATA52
MA_DATA53
MA_DATA54
MA_DATA55
MA_DATA56
MA_DATA57
MA_DATA58
MA_DATA59
MA_DATA60
MA_DATA61
MA_DATA62
MA_DATA63
MA_DM0
MA_DM1
MA_DM2
MA_DM3
MA_DM4
MA_DM5
MA_DM6
MA_DM7
MA_DQS_H0
MA_DQS_L0
MA_DQS_H1
MA_DQS_L1
MA_DQS_H2
MA_DQS_L2
MA_DQS_H3
MA_DQS_L3
MA_DQS_H4
MA_DQS_L4
MA_DQS_H5
MA_DQS_L5
MA_DQS_H6
MA_DQS_L6
MA_DQS_H7
MA_DQS_L7
MEM:DATA
MEM:DATA
MB_DATA0
MB_DATA1
MB_DATA2
MB_DATA3
MB_DATA4
MB_DATA5
MB_DATA6
MB_DATA7
MB_DATA8
MB_DATA9
MB_DATA10
MB_DATA11
MB_DATA12
MB_DATA13
MB_DATA14
MB_DATA15
MB_DATA16
MB_DATA17
MB_DATA18
MB_DATA19
MB_DATA20
MB_DATA21
MB_DATA22
MB_DATA23
MB_DATA24
MB_DATA25
MB_DATA26
MB_DATA27
MB_DATA28
MB_DATA29
MB_DATA30
MB_DATA31
MB_DATA32
MB_DATA33
MB_DATA34
MB_DATA35
MB_DATA36
MB_DATA37
MB_DATA38
MB_DATA39
MB_DATA40
MB_DATA41
MB_DATA42
MB_DATA43
MB_DATA44
MB_DATA45
MB_DATA46
MB_DATA47
MB_DATA48
MB_DATA49
MB_DATA50
MB_DATA51
MB_DATA52
MB_DATA53
MB_DATA54
MB_DATA55
MB_DATA56
MB_DATA57
MB_DATA58
MB_DATA59
MB_DATA60
MB_DATA61
MB_DATA62
MB_DATA63
MB_DM0
MB_DM1
MB_DM2
MB_DM3
MB_DM4
MB_DM5
MB_DM6
MB_DM7
MB_DQS_H0
MB_DQS_L0
MB_DQS_H1
MB_DQS_L1
MB_DQS_H2
MB_DQS_L2
MB_DQS_H3
MB_DQS_L3
MB_DQS_H4
MB_DQS_L4
MB_DQS_H5
MB_DQS_L5
MB_DQS_H6
MB_DQS_L6
MB_DQS_H7
MB_DQS_L7
C11
A11
A14
B14
G11
E11
D12
A13
A15
A16
A19
A20
C14
D14
C18
D18
D20
A21
D24
C25
B20
C20
B24
C24
E23
E24
G25
G26
C26
D26
G23
G24
AA24
AA23
AD24
AE24
AA26
AA25
AD26
AE25
AC22
AD22
AE20
AF20
AF24
AF23
AC20
AD20
AD18
AE18
AC14
AD14
AF19
AC18
AF16
AF15
AF13
AC12
AB11
Y11
AE14
AF14
AF11
AD11
A12
B16
A22
E25
AB26
AE22
AC16
AD12
C12
B12
D16
C16
A24
A23
F26
E26
AC25
AC26
AF21
AF22
AE16
AD16
AF12
AE12
1
MEM_MB_DATA0 12
MEM_MB_DATA1 12
MEM_MB_DATA2 12
MEM_MB_DATA3 12
MEM_MB_DATA4 12
MEM_MB_DATA5 12
MEM_MB_DATA6 12
MEM_MB_DATA7 12
MEM_MB_DATA8 12
MEM_MB_DATA9 12
MEM_MB_DATA10 12
MEM_MB_DATA11 12
MEM_MB_DATA12 12
MEM_MB_DATA13 12
MEM_MB_DATA14 12
MEM_MB_DATA15 12
MEM_MB_DATA16 12
MEM_MB_DATA17 12
MEM_MB_DATA18 12
MEM_MB_DATA19 12
MEM_MB_DATA20 12
MEM_MB_DATA21 12
MEM_MB_DATA22 12
MEM_MB_DATA23 12
MEM_MB_DATA24 12
MEM_MB_DATA25 12
MEM_MB_DATA26 12
MEM_MB_DATA27 12
MEM_MB_DATA28 12
MEM_MB_DATA29 12
MEM_MB_DATA30 12
MEM_MB_DATA31 12
MEM_MB_DATA32 12
MEM_MB_DATA33 12
MEM_MB_DATA34 12
MEM_MB_DATA35 12
MEM_MB_DATA36 12
MEM_MB_DATA37 12
MEM_MB_DATA38 12
MEM_MB_DATA39 12
MEM_MB_DATA40 12
MEM_MB_DATA41 12
MEM_MB_DATA42 12
MEM_MB_DATA43 12
MEM_MB_DATA44 12
MEM_MB_DATA45 12
MEM_MB_DATA46 12
MEM_MB_DATA47 12
MEM_MB_DATA48 12
MEM_MB_DATA49 12
MEM_MB_DATA50 12
MEM_MB_DATA51 12
MEM_MB_DATA52 12
MEM_MB_DATA53 12
MEM_MB_DATA54 12
MEM_MB_DATA55 12
MEM_MB_DATA56 12
MEM_MB_DATA57 12
MEM_MB_DATA58 12
MEM_MB_DATA59 12
MEM_MB_DATA60 12
MEM_MB_DATA61 12
MEM_MB_DATA62 12
MEM_MB_DATA63 12
MEM_MB_DM0 12
MEM_MB_DM1 12
MEM_MB_DM2 12
MEM_MB_DM3 12
MEM_MB_DM4 12
MEM_MB_DM5 12
MEM_MB_DM6 12
MEM_MB_DM7 12
MEM_MB_DQS0_P 12
MEM_MB_DQS0_N 12
MEM_MB_DQS1_P 12
MEM_MB_DQS1_N 12
MEM_MB_DQS2_P 12
MEM_MB_DQS2_N 12
MEM_MB_DQS3_P 12
MEM_MB_DQS3_N 12
MEM_MB_DQS4_P 12
MEM_MB_DQS4_N 12
MEM_MB_DQS5_P 12
MEM_MB_DQS5_N 12
MEM_MB_DQS6_P 12
MEM_MB_DQS6_N 12
MEM_MB_DQS7_P 12
MEM_MB_DQS7_N 12
A A
http://hobi-elektronika.net
5
4
3
2
<Variant Name>
<Variant Name>
<Variant Name>
Wistron Corporation
Wistron Corporation
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
A3
A3
A3
Date: Sheet
Date: Sheet of
Date: Sheet of
CPU_DDR_(2/4)
CPU_DDR_(2/4)
CPU_DDR_(2/4)
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
1
of
85 3 Friday, January 04, 2008
85 3 Friday, January 04, 2008
85 3 Friday, January 04, 2008
5
4
3
2
1
X01
D D
C C
B B
A A
CPU_LDT_RST# 19
CPU_PWRGD 19
CPU_LDT_STOP# 19
ALLOW_LDTSTOP 14,19
X01
G.G. list 10/06
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
CPU_THRM_SMBCLK 34
CPU_THRM_SMBDATA 34
CPU_THERM_ALERT# 35
FDV301N, the Vgs is:
min = 0.65V
Typ = 0.85V
Max = 1.5V
LDT_PWROK
+1.8V_RUN
SSID = CPU
678
RN48
RN48
SRN300J-1-GP
SRN300J-1-GP
123
4 5
1 2
R670 0R2J-2-GP R670 0R2J-2-GP
CPU_LDT_REQ#_CPU
CPU_SICD_Gate
D
D
S D
Q54
Q54
FDV301N-NL-GP
FDV301N-NL-GP
+1.8V_SUS
1 2
G
LDT_PWROK
R470
R470
1KR2J-1-GP
1KR2J-1-GP
CPU_ALERT#
+3.3V_RUN +5V_ALW
1 2
R671 0R2J-2-GP R671 0R2J-2-GP
1 2
R673 0R2J-2-GP R673 0R2J-2-GP
1 2
R674 0R2J-2-GP R674 0R2J-2-GP
R457
R457
D
D
1 2
CPU_ALERT#_Q
312
Q58
Q58
1 2
LDT_PWROK#
D
D
S D
FDV301N, the Vgs is:
min = 0.65V
Typ = 0.85V
Max = 1.5V
2.09V for Gate
G
R473
R473
1KR2J-1-GP
1KR2J-1-GP
+3.3V_SUS
1 2
R455
R455
20KR2J-L2-GP
20KR2J-L2-GP
34K8R2F-1-GP
34K8R2F-1-GP
MMBT3904-7-F-GP
MMBT3904-7-F-GP
R487
R487
10KR2J-3-GP
10KR2J-3-GP
G
Q61
Q61
1 2
1 2
C524
C524
HL
FDV301N-NL-GP
FDV301N-NL-GP
R456
R456
390R2J-1-GP
390R2J-1-GP
G
S D
Q57
Q57
FDV301N-NL-GP
FDV301N-NL-GP
1 2
R469
R469
10KR2J-3-GP
10KR2J-3-GP
D
D
H
Q60
Q60
FDV301N-NL-GP
FDV301N-NL-GP
S D
LDT_RST#_CPU 14
LDT_STP#_CPU 14
CPU_CLK(200MHz)
For HDT DBG
+1.8V_SUS
1 2
LDT_RST#_CPU
HDT_RST#
1 2
R467
R467
390R2J-1-GP
390R2J-1-GP
CPU_SIC
CPU_SID
CPU_CLK 6
CPU_CLK# 6
1 2
DY
DY
R190
R190
0R2J-2-GP
0R2J-2-GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
Sideband temperature
CPU temperature sensor
driver INT event to EC
CPU_PWRGD_SVID_REG 48
+2.5V_RUN
L1
L1
BLM18PG330SN1D-GP
BLM18PG330SN1D-GP
1 2
Cloce To CPU
1 2
C713 SC3900P50V2KX-2GP C713 SC3900P50V2KX-2GP
1 2
C714 SC3900P50V2KX-2GP C714 SC3900P50V2KX-2GP
1 2
C843
C843
X01
Smooth signal.
R595 169R2F-GP R595 169R2F-GP
+1.2V_RUN
R90 44D2R2F-GP R90 44D2R2F-GP
R80 44D2R2F-GP R80 44D2R2F-GP
X01
R686 300R2J-4-GP R686 300R2J-4-GP
1 2
R694 300R2J-4-GP R694 300R2J-4-GP
1 2
1 2
R108
R108
0R2J-2-GP
0R2J-2-GP
http://hobi-elektronika.net
5
4
LYAOUT:ROUTE VDDA TRACE APPROX.
50mils WIDE(USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.
+2.5V_RUN_VDDA
(2.5V)250mA for VDDA
SCD22U6D3V2KX-1GP
SCD22U6D3V2KX-1GP
SC4D7U6D3V5KX-3GP
SC4D7U6D3V5KX-3GP
1 2
LDT_STP#_CPU
CPU_SIC
CPU_SID
CPU_ALERT#
1 2
1 2
CPU_VDD0_RUN_FB_H 48
CPU_VDD0_RUN_FB_L 48
CPU_VDD1_RUN_FB_H 48
CPU_VDD1_RUN_FB_L 48
1 2
C177
C177
LDT_PWROK
TP6TP6
TP15 TP15
TP14 TP14
TP18 TP18
TP19 TP19
TP4TP4
TP3TP3
TP7TP7
TP2TP2
1 2
C181
C181
CLKCPU#_IN
CPU_HTREF0
CPU_DBRDY
CPU_TMS
CPU_TCK
CPU_TRST#
CPU_TDI
CPU_TEST23
1
CPU_TEST18
1
CPU_TEST19
1
CPU_TEST25_H
1
CPU_TEST25_L
1
CPU_TEST21
CPU_TEST20
1
CPU_TEST24
CPU_TEST22
1
CPU_TEST12
1
CPU_TEST27
1
3
SC3300P50V2KX-1GP
SC3300P50V2KX-1GP
1 2
C180
C180
CLKCPU_IN
F10
AF4
AF5
AE6
CPU_HTREF1
AB6
G10
AA9
AC9
AD9
AF9
AD7
H10
G9
AB8
AF7
AE7
AE8
AC8
CPU_TEST9
AF8
AA6
U64D
U64D
F8
VDDA1
F9
VDDA2
A9
CLKIN_H
A8
CLKIN_L
B7
RESET_L
A7
PWROK
LDTSTOP_L
C6
LDTREQ_L
SIC
SID
ALERT_L
R6
HT_REF0
P6
HT_REF1
F6
VDD0_FB_H
E6
VDD0_FB_L
Y6
VDD1_FB_H
VDD1_FB_L
DBRDY
TMS
TCK
TRST_L
TDI
TEST23
TEST18
TEST19
E9
TEST25_H
E8
TEST25_L
TEST21
TEST20
TEST24
TEST22
TEST12
TEST27
C2
TEST9
TEST6
A3
RSVD1
A5
RSVD2
B3
RSVD3
B5
RSVD4
C1
RSVD5
SKT-CPU638P-GP-U
SKT-CPU638P-GP-U
KEY1
KEY2
SVC
SVD
THERMTRIP_L
PROCHOT_L
MEMHOT_L
THERMDC
THERMDA
VDDIO_FB_H
VDDIO_FB_L
VDDNB_FB_H
VDDNB_FB_L
DBREQ_L
TDO
TEST28_H
TEST28_L
TEST17
TEST16
TEST15
TEST14
TEST7
TEST10
TEST8
TEST29_H
TEST29_L
RSVD10
RSVD9
RSVD8
RSVD7
RSVD6
+1.8V_SUS
1 2
R596
R596
1KR2J-1-GP
1KR2J-1-GP
M11
W18
A6
A4
CPU exceeds to 125
AF6
CPU_PROCHOT#_L CPU_LDT_REQ#_CPU
AC7
CPU_MEMHOT#_L
AA8
W7
W8
1 2
DY
DY
C253
C253
SC100P50V2JN-3GP
SC100P50V2JN-3GP
CPU_VDDIO_SUS_FB_H
W9
CPU_VDDIO_SUS_FB_L
Y9
H6
G6
E10
AE9
J7
H8
D7
E7
F7
C7
C3
K8
C4
C9
C8
H18
H19
AA7
D5
C5
CPU_VDDNB_RUN_FB_H 48
CPU_VDDNB_RUN_FB_L 48
CPU_DBREQ#
CPU_TDO
CPU_TEST28_H
CPU_TEST28_L
CPU_TEST17
CPU_TEST16
CPU_TEST15
CPU_TEST14
CPU_TEST29H
CPU_TEST29L
2
1 2
R597
R597
1KR2J-1-GP
1KR2J-1-GP
CPU_SVC 48
CPU_SVD 48
1
1
1
1
1
1
1
1
+1.8V_SUS
1 2
1 2
R462
R462
R466
R466
300R2J-4-GP
300R2J-4-GP
300R2J-4-GP
300R2J-4-GP
1 2
R829
R829
10KR2J-3-GP
10KR2J-3-GP
The Processor has
reached a preset
maximum operating
temperature. 100
I=Active HTC
R464
R464
1 2
0R2J-2-GP
1
1
0R2J-2-GP
H_THERMDC 39
H_THERMDA 39
TP11 TP11
TP9TP9
312
MMBT3904-7-F-GP
MMBT3904-7-F-GP
Q92
Q92
к
O=FAN
LAYOUT: Route FBCLKOUT_H/L
differentially impedance 80
TP12 TP12
TP13 TP13
TP22 TP22
TP20 TP20
TP17 TP17
TP23 TP23
HDT Connectors
TP24 TP24
TP21 TP21
CPU_DBREQ#
CPU_DBRDY
CPU_TCK
CPU_TMS
CPU_TDI
CPU_TRST#
CPU_TDO
HDT_RST#
<Variant Name>
<Variant Name>
<Variant Name>
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
A3
A3
A3
Date: Sheet
Date: Sheet of
Date: Sheet of
+1.8V_SUS
X01
R699
R699
300R2J-4-GP
300R2J-4-GP
1 2
+1.8V_SUS
Wistron Corporation
Wistron Corporation
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
CPU_Control&Debug_(3/4)
CPU_Control&Debug_(3/4)
CPU_Control&Debug_(3/4)
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
1
CPU_PROCHOT# 19
CPU_THERMTRIP#_L 39
CPU_MEMHOT# 39
HDT1
HDT1
1
2
DY
DY
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
26
SMC-CONN26A-FP
SMC-CONN26A-FP
20.F0357.025
20.F0357.025
of
95 3 Friday, January 04, 2008
95 3 Friday, January 04, 2008
95 3 Friday, January 04, 2008
к
5
4
3
2
1
SSID = CPU
D D
U64F
U64F
AA4
VSS1
AA11
VSS2
AA13
VSS3
AA15
VSS4
AA17
VSS5
AA19
VSS6
AB2
VSS7
AB7
VSS8
AB9
VSS9
AB23
VSS10
AB25
VSS11
AC11
VSS12
AC13
VSS13
AC15
VSS14
AC17
VSS15
AC19
VSS16
AC21
VSS17
AD6
VSS18
AD8
C C
B B
VSS19
AD25
VSS20
AE11
VSS21
AE13
VSS22
AE15
VSS23
AE17
VSS24
AE19
VSS25
AE21
VSS26
AE23
VSS27
B4
VSS28
B6
VSS29
B8
VSS30
B9
VSS31
B11
VSS32
B13
VSS33
B15
VSS34
B17
VSS35
B19
VSS36
B21
VSS37
B23
VSS38
B25
VSS39
D6
VSS40
D8
VSS41
D9
VSS42
D11
VSS43
D13
VSS44
D15
VSS45
D17
VSS46
D19
VSS47
D21
VSS48
D23
VSS49
D25
VSS50
E4
VSS51
F2
VSS52
F11
VSS53
F13
VSS54
F15
VSS55
F17
VSS56
F19
VSS57
F21
VSS58
F23
VSS59
F25
VSS60
H7
VSS61
H9
VSS62
H21
VSS63
H23
VSS64
J4
VSS65
SKT-CPU638P-GP-U
SKT-CPU638P-GP-U
VSS66
VSS67
VSS68
VSS69
VSS70
VSS71
VSS72
VSS73
VSS74
VSS75
VSS76
VSS77
VSS78
VSS79
VSS80
VSS81
VSS82
VSS83
VSS84
VSS85
VSS86
VSS87
VSS88
VSS89
VSS90
VSS91
VSS92
VSS93
VSS94
VSS95
VSS96
VSS97
VSS98
VSS99
VSS100
VSS101
VSS102
VSS103
VSS104
VSS105
VSS106
VSS107
VSS108
VSS109
VSS110
VSS111
VSS112
VSS113
VSS114
VSS115
VSS116
VSS117
VSS118
VSS119
VSS120
VSS121
VSS122
VSS123
VSS124
VSS125
VSS126
VSS127
VSS128
VSS129
J6
J8
J10
J12
J14
J16
J18
K2
K7
K9
K11
K13
K15
K17
L6
L8
L10
L12
L14
L16
L18
M7
M9
AC6
M17
N4
N8
N10
N16
N18
P2
P7
P9
P11
P17
R8
R10
R16
R18
T7
T9
T11
T13
T15
T17
U4
U6
U8
U10
U12
U14
U16
U18
V2
V7
V9
V11
V13
V15
V17
W6
Y21
Y23
N6
+VCC_CORE0
+VDDNB
+1.8V_SUS
36A for VDD0&VDD1
Bottom Side Decoupling Bottom Side Decoupling
C170
C170
C153
C153
1 2
1 2
SC22U6D3V5MX-2GP
SC22U6D3V5MX-2GP
SC22U6D3V5MX-2GP
SC22U6D3V5MX-2GP
(0.8~1.1V)3A for VDDNB
SC22U6D3V5MX-2GP
SC22U6D3V5MX-2GP
1 2
C145
C145
SC22U6D3V5MX-2GP
SC22U6D3V5MX-2GP
SC22U6D3V5MX-2GP
SC22U6D3V5MX-2GP
C147
C147
1 2
1 2
C545
C545
SC22U6D3V5MX-2GP
SC22U6D3V5MX-2GP
C156
C156
C171
C171
1 2
1 2
SCD22U6D3V2KX-1GP
SCD22U6D3V2KX-1GP
SCD01U50V2KX-1GP
SCD01U50V2KX-1GP
SC22U6D3V5MX-2GP
SC22U6D3V5MX-2GP
1 2
C155
C155
C175
C175
1 2
C169
C169
1 2
SC180P50V2JN-1GP
SC180P50V2JN-1GP
(1.8V)2A for VDDIO
Bottom Side Decoupling
C144
C127
C127
1 2
SC22U6D3V5MX-2GP
SC22U6D3V5MX-2GP
C92
C92
1 2
SC22U6D3V5MX-2GP
SC22U6D3V5MX-2GP
C144
C118
C118
1 2
SCD22U6D3V2KX-1GP
SCD22U6D3V2KX-1GP
C632
C632
1 2
1 2
SCD22U6D3V2KX-1GP
SCD22U6D3V2KX-1GP
SC180P50V2JN-1GP
SC180P50V2JN-1GP
C94
C94
1 2
SC180P50V2JN-1GP
SC180P50V2JN-1GP
U64E
U64E
G4
VDD0_1
H2
VDD0_2
J9
VDD0_3
J11
VDD0_4
J13
VDD0_5
J15
VDD0_6
K6
VDD0_7
K10
VDD0_8
K12
VDD0_9
K14
VDD0_10
L4
VDD0_11
L7
VDD0_12
L9
VDD0_13
L11
VDD0_14
L13
VDD0_15
L15
VDD0_16
M2
VDD0_17
M6
VDD0_18
M8
VDD0_19
M10
VDD0_20
N7
VDD0_21
N9
VDD0_22
N11
VDD0_23
K16
VDDNB_1
M16
VDDNB_2
P16
VDDNB_3
T16
VDDNB_4
V16
VDDNB_5
H25
VDDIO1
J17
VDDIO2
K18
VDDIO3
K21
VDDIO4
K23
VDDIO5
K25
VDDIO6
L17
VDDIO7
M18
VDDIO8
M21
VDDIO9
M23
VDDIO10
M25
VDDIO11
N17
VDDIO12
SKT-CPU638P-GP-U
SKT-CPU638P-GP-U
VDD1_1
VDD1_2
VDD1_3
VDD1_4
VDD1_5
VDD1_6
VDD1_7
VDD1_8
VDD1_9
VDD1_10
VDD1_11
VDD1_12
VDD1_13
VDD1_14
VDD1_15
VDD1_16
VDD1_17
VDD1_18
VDD1_19
VDD1_20
VDD1_21
VDD1_22
VDD1_23
VDD1_24
VDD1_25
VDD1_26
VDDIO27
VDDIO26
VDDIO25
VDDIO24
VDDIO23
VDDIO22
VDDIO21
VDDIO20
VDDIO19
VDDIO18
VDDIO17
VDDIO16
VDDIO15
VDDIO14
VDDIO13
P8
P10
R4
R7
R9
R11
T2
T6
T8
T10
T12
T14
U7
U9
U11
U13
U15
V6
V8
V10
V12
V14
W4
Y2
AC4
AD2
Y25
V25
V23
V21
V18
U17
T25
T23
T21
T18
R17
P25
P23
P21
P18
C122
C122
1 2
SC180P50V2JN-1GP
SC180P50V2JN-1GP
C668
C668
C132
C132
1 2
1 2
SCD01U50V2KX-1GP
SCD01U50V2KX-1GP
SC180P50V2JN-1GP
SC180P50V2JN-1GP
C78
C78
C134
C134
1 2
1 2
SCD22U6D3V2KX-1GP
SCD22U6D3V2KX-1GP
SCD01U50V2KX-1GP
SCD01U50V2KX-1GP
Place near to CPU
C93
C93
1 2
SCD01U50V2KX-1GP
SCD01U50V2KX-1GP
C110
C110
C146
C146
1 2
1 2
SC22U6D3V5MX-2GP
SC22U6D3V5MX-2GP
SC22U6D3V5MX-2GP
SC22U6D3V5MX-2GP
C112
C112
1 2
SCD22U6D3V2KX-1GP
SCD22U6D3V2KX-1GP
SC22U6D3V5MX-2GP
SC22U6D3V5MX-2GP
C157
C157
C166
C166
1 2
1 2
SCD22U6D3V2KX-1GP
SCD22U6D3V2KX-1GP
SCD22U6D3V2KX-1GP
SCD22U6D3V2KX-1GP
+VCC_CORE1
C109
C109
C79
C79
1 2
1 2
SC22U6D3V5MX-2GP
SC22U6D3V5MX-2GP
C106
C106
C158
C158
1 2
1 2
SCD22U6D3V2KX-1GP
SCD22U6D3V2KX-1GP
SC4D7U6D3V3KX-GP
SC4D7U6D3V3KX-GP
SC4D7U6D3V3KX-GP
SC4D7U6D3V3KX-GP
+1.8V_SUS
C161
C161
C162
C162
1 2
1 2
SC4D7U6D3V3KX-GP
SC4D7U6D3V3KX-GP
C160
C160
1 2
SC4D7U6D3V3KX-GP
SC4D7U6D3V3KX-GP
A A
http://hobi-elektronika.net
5
4
3
2
<Variant Name>
<Variant Name>
<Variant Name>
Wistron Corporation
Wistron Corporation
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
A3
A3
A3
Date: Sheet
Date: Sheet of
Date: Sheet of
CPU_Power_(4/4)
CPU_Power_(4/4)
CPU_Power_(4/4)
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
1
of
10 53 Friday, January 04, 2008
10 53 Friday, January 04, 2008
10 53 Friday, January 04, 2008
5
4
3
2
1
SSID = MEMORY
DIMM2
DIMM2
MEM_MA_ADD0 8
MEM_MA_ADD1 8
MEM_MA_ADD2 8
MEM_MA_ADD3 8
MEM_MA_ADD4 8
D D
C C
B B
+VREF_DDR_MEM
MEM_MA_ADD5 8
MEM_MA_ADD6 8
MEM_MA_ADD7 8
MEM_MA_ADD8 8
MEM_MA_ADD9 8
MEM_MA_ADD10 8
MEM_MA_ADD11 8
MEM_MA_ADD12 8
MEM_MA_ADD13 8
MEM_MA_ADD14 8
MEM_MA_ADD15 8
MEM_MA_BANK2 8
MEM_MA_BANK0 8
MEM_MA_BANK1 8
MEM_MA_DATA0 8
MEM_MA_DATA1 8
MEM_MA_DATA2 8
MEM_MA_DATA3 8
MEM_MA_DATA4 8
MEM_MA_DATA5 8
MEM_MA_DATA6 8
MEM_MA_DATA7 8
MEM_MA_DATA8 8
MEM_MA_DATA9 8
MEM_MA_DATA10 8
MEM_MA_DATA11 8
MEM_MA_DATA12 8
MEM_MA_DATA13 8
MEM_MA_DATA14 8
MEM_MA_DATA15 8
MEM_MA_DATA16 8
MEM_MA_DATA17 8
MEM_MA_DATA18 8
MEM_MA_DATA19 8
MEM_MA_DATA20 8
MEM_MA_DATA21 8
MEM_MA_DATA22 8
MEM_MA_DATA23 8
MEM_MA_DATA24 8
MEM_MA_DATA25 8
MEM_MA_DATA26 8
MEM_MA_DATA27 8
MEM_MA_DATA28 8
MEM_MA_DATA29 8
MEM_MA_DATA30 8
MEM_MA_DATA31 8
MEM_MA_DATA32 8
MEM_MA_DATA33 8
MEM_MA_DATA34 8
MEM_MA_DATA35 8
MEM_MA_DATA36 8
MEM_MA_DATA37 8
MEM_MA_DATA38 8
MEM_MA_DATA39 8
MEM_MA_DATA40 8
MEM_MA_DATA41 8
MEM_MA_DATA42 8
MEM_MA_DATA43 8
MEM_MA_DATA44 8
MEM_MA_DATA45 8
MEM_MA_DATA46 8
MEM_MA_DATA47 8
MEM_MA_DATA48 8
MEM_MA_DATA49 8
MEM_MA_DATA50 8
MEM_MA_DATA51 8
MEM_MA_DATA52 8
MEM_MA_DATA53 8
MEM_MA_DATA54 8
MEM_MA_DATA55 8
MEM_MA_DATA56 8
MEM_MA_DATA57 8
MEM_MA_DATA58 8
MEM_MA_DATA59 8
MEM_MA_DATA60 8
MEM_MA_DATA61 8
MEM_MA_DATA62 8
MEM_MA_DATA63 8
MEM_MA_DQS0_N 8
MEM_MA_DQS1_N 8
MEM_MA_DQS2_N 8
MEM_MA_DQS3_N 8
MEM_MA_DQS4_N 8
MEM_MA_DQS5_N 8
MEM_MA_DQS6_N 8
MEM_MA_DQS7_N 8
MEM_MA_DQS0_P 8
MEM_MA_DQS1_P 8
MEM_MA_DQS2_P 8
MEM_MA_DQS3_P 8
MEM_MA_DQS4_P 8
MEM_MA_DQS5_P 8
MEM_MA_DQS6_P 8
MEM_MA_DQS7_P 8
MEM_MA0_ODT0 8
MEM_MA0_ODT1 8
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
1 2
1 2
C728
C728
C722
C722
Place C2.2uF and 0.1uF <
500mils from DDR connector
102
A0
101
A1
100
A2
99
A3
98
A4
97
A5
94
A6
92
A7
93
A8
91
A9
105
A10/AP
90
A11
89
A12
116
A13
86
A14
84
A15
85
A16/BA2
107
BA0
106
BA1
5
DQ0
7
DQ1
17
DQ2
19
DQ3
4
DQ4
6
DQ5
14
DQ6
16
DQ7
23
DQ8
25
DQ9
35
DQ10
37
DQ11
20
DQ12
22
DQ13
36
DQ14
38
DQ15
43
DQ16
45
DQ17
55
DQ18
57
DQ19
44
DQ20
46
DQ21
56
DQ22
58
DQ23
61
DQ24
63
DQ25
73
DQ26
75
DQ27
62
DQ28
64
DQ29
74
DQ30
76
DQ31
123
DQ32
125
DQ33
135
DQ34
137
DQ35
124
DQ36
126
DQ37
134
DQ38
136
DQ39
141
DQ40
143
DQ41
151
DQ42
153
DQ43
140
DQ44
142
DQ45
152
DQ46
154
DQ47
157
DQ48
159
DQ49
173
DQ50
175
DQ51
158
DQ52
160
DQ53
174
DQ54
176
DQ55
179
DQ56
181
DQ57
189
DQ58
191
DQ59
180
DQ60
182
DQ61
192
DQ62
194
DQ63
11
DQS0#
29
DQS1#
49
DQS2#
68
DQS3#
129
DQS4#
146
DQS5#
167
DQS6#
186
DQS7#
13
DQS0
31
DQS1
51
DQS2
70
DQS3
131
DQS4
148
DQS5
169
DQS6
188
DQS7
114
OTD0
119
OTD1
1
VREF
2
VSS
202
GND
MH1
MH1
DDR2-200P-21-GP-U
DDR2-200P-21-GP-U
62.10017.A51
62.10017.A51
HI 9.2mm
108
RAS#
109
WE#
113
CAS#
110
CS0#
115
CS1#
79
CKE0
80
CKE1
30
CK0
32
CK0#
164
CK1
166
CK1#
10
DM0
26
DM1
52
DM2
67
DM3
130
DM4
147
DM5
170
DM6
185
DM7
195
SDA
197
SCL
199
VDDSPD
198
SA0
200
SA1
50
NC#50
69
NC#69
83
NC#83
120
NC#120
163
NC#163/TEST
81
VDD
82
VDD
87
VDD
88
VDD
95
VDD
96
VDD
103
VDD
104
VDD
111
VDD
112
VDD
117
VDD
118
VDD
3
VSS
8
VSS
9
VSS
12
VSS
15
VSS
18
VSS
21
VSS
24
VSS
27
VSS
28
VSS
33
VSS
34
VSS
39
VSS
40
VSS
41
VSS
42
VSS
47
VSS
48
VSS
53
REVERSE TYPE
VSS
54
VSS
59
VSS
60
VSS
65
VSS
66
VSS
71
VSS
72
VSS
77
VSS
78
VSS
121
VSS
122
VSS
127
VSS
128
VSS
132
VSS
133
VSS
138
VSS
139
VSS
144
VSS
145
VSS
149
VSS
150
VSS
155
VSS
156
VSS
161
VSS
162
VSS
165
VSS
168
VSS
171
VSS
172
VSS
177
VSS
178
VSS
183
VSS
184
VSS
187
VSS
190
VSS
193
VSS
196
VSS
201
GND
MH2
MH2
MEM_SDATA
MEM_SCLK
DIMM1_SA0
DIMM1_SA1
+1.8V_SUS
MEM_MA_RAS# 8
MEM_MA_WE# 8
MEM_MA_CAS# 8
MEM_MA0_CS#0 8
MEM_MA0_CS#1 8
MEM_MA_CKE0 8
MEM_MA_CKE1 8
MEM_MA_CLK0_P 8
MEM_MA_CLK0_N 8
MEM_MA_CLK1_P 8
MEM_MA_CLK1_N 8
MEM_MA_DM0 8
MEM_MA_DM1 8
MEM_MA_DM2 8
MEM_MA_DM3 8
MEM_MA_DM4 8
MEM_MA_DM5 8
2K2R2F-GP
2K2R2F-GP
MEM_MA_DM6 8
MEM_MA_DM7 8
1 2
R65 10KR2J-3-GP R65 10KR2J-3-GP
1 2
R64 10KR2J-3-GP R64 10KR2J-3-GP
(A0)
DDR_VREF
+1.8V_SUS
1 2
R618
R618
1KR2F-3-GP
1KR2F-3-GP
1 2
R616
R616
1KR2F-3-GP
1KR2F-3-GP
LAYOUT: Locate close to DIMM
+3.3V_RUN
1 2
1 2
R497
R497
R499
R499
2K2R2F-GP
2K2R2F-GP
C66
C66
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
PLACE CLOSE TO PROCESSOR
WITHIN 1.5 INCH
MEM_MA_CLK0_P
1 2
C192
C192
SC1D5P50V2CN-1GP
SC1D5P50V2CN-1GP
MEM_MA_CLK0_N
MEM_MA_CLK1_P
1 2
C64
C64
SC1D5P50V2CN-1GP
SC1D5P50V2CN-1GP
MEM_MA_CLK1_N
1 2
C740
C740
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
C732
C732
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
MEM_SDATA 12,20
MEM_SCLK 12,20
1 2
+VREF_DDR_MEM
1 2
C63
C63
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
C735
C735
SC1KP50V2KX-1GP
SC1KP50V2KX-1GP
+3.3V_RUN
+V_DDR_VREF_M
1 2
DY
DY
R620
R620
0R3-0-U-GP
0R3-0-U-GP
A1
A 4C1A 6
A 8
A 12
A 13
A 3
A 5
A 7
A 10
A 11
A 9
B 9
B 11 AB11
B 7
B 13
B 3
B 5
B 6
B 4
B 12
B 8
B 10
C 12
C 9
C 10
C11
C 2
C6
C 7
C 8
C 5
C 13
C 4C 3C 15
D1
D2
D6
D8
D12
D13
D10
D11
D5
D9
D4
E 4
E 1
E 3
E 2
E 13
E 11
E 7
E 5
E 8E 9E 10
E 6
E 12H3E 14
F 5
F 2
F 4
F 11
F 12
F 1
F 10
F 3
F 8
F 13
F 6
F 9
F 7
G10
G11 AD11
G12
G13
G9
G6
G1
G2
G5
G3
H11
H2
H4
H8
H1
H5
H12
H13
H9
H6
H7
H10
J10
J 3 W3
J 5
J 6
J13
J 1
J 2
J8
J9
J 4
J 7
J11
J12
BGA638_50_26SQ_S1G2_OEM
K 3
K 4
K 5
K 10
K 12
K 11
K9
K 7
K 13
K 6
K 1
K 2
L 2
L 5
L 6
L 3
L 7
L 10
L 11 AE11
L 1
L 13
L8
L9
L 12
L 4
M11
M10
M1
M5
M6
M7
M4
M2
M3
N 2
N5
N4
N7
N11
N9 P9
N10
N3
N1
P 11K8P 17
P 10 AA10
P 1
P 5
P 2
P 3
P 6
P 4 G4
P 7
R1
R2 V2
R8
R9
R4
R3
R6
R10
R11
R7
R5
T 4
T 13
T 5T 6T 7
T 10 AE10
T 11
T 1
T 2
T8
T9
T 3
U7
U13
U10
U11
U12
U9
U8N8
U5
U6
U4
U1
U3
V3 D3
V1
V4
V6
V9
V5
V8
V11
V12
V13
V7
V10
W12
W13
W10
W11
W4W5W6
W8
W9
W1
W2
Y11
Y1
Y12
Y3
Y10
Y2
Y13
Y9
Y6
Y4
Y5
AA11
AA12
AA13
AA3
AA4
AA5
AA1
AA8
AA9
AA7
AA6
AA2
AB10
AB12
AB13
AB6
AB9
AB3
AB4
AB5
AB2
AB7
AB8
AB1
AC10
AC11
AC12
AC13
AC5
AC3
AC6
AC7
AC8
AC2
AC1
AC9
AC4
AD10
AD12
AD13
AD6
AD7
AD2
AD5
AD4
AD8
AD9
AD3
AD1
AE12
AE13
AE5
AE8
AE4P8AE6
AE7
AE3
AE9
AE2
AF11
AF13
AF10
AF12
AF5
AF4
AF6
AF7
AF8
AF9
+1.8V_SUS
+0.9V_DDR_VTT
A
B
A
A 18
A 19
A 20
A 24
A 15D 7A 17
A 21
A 22
A 14
A 16
A 23
B 21
B 20
B 18
B 15
B 16
B 25
B 17
B 24
B 14
B 23
B 22
B 19
C 14
C 25
C 23
C 24
C 20
C21
C 18
C 17
C16
C 19
C 22
D20
D22
D23
D21
D14
D18
D15
D16
D19
D25
D24
D26
D17
E 16
E 17
E 15
E 20
E 24
E 21
E 22
E 25
E 23
E 26
E 18
E 19
F 15
F 18
F 20
F 24
F 25
F 19
F 22
F 23
F 17
F 21
F 26
F 16
F 14
G25
G14
G24
G17
G23
G18
G26
G21
G22
G15
G16
H21
H22
H14
H18
H19
H16
H17
H 23
H24
H25
H26
H20
J14
J 26
J 21
J16
J17
J18
J20
J 25
J 24
J 22
J 23
K 26
K 16
K 17
K 14
K 15
K20
K 18
K 24
K19
K 21
K 22
K 25
K 23
L 16
L 15
L 22
L 24
L 23
L 26
L 14
L 18
L 17
L19
L20
L 21
L 25
M17
M25
M18
M23
M24
M20
M16
M21
M22
M26 C26
M19
N20
N17
N18
N16
N22
N21U2N23
N24
N25
N26
P 26
P 16
P 18
P 24
P 22
P 21
P 25
P20
R20
R16
R23
R26
R19
R21
R22
R18
R24
R25
R17
T20
T 16
T 17N6T 12
T 14
T 23
T 22
T 21
T 15
T 24
T 25
T 26
T 18
U19N19
U21
U22
U17
U18
U14
U23
U24
U25
U26
U20
U15
U16
V18
V21
V22
V23P 23
V20
V19 J19 P19
V15
V16
V14
V17
V24
V26
V25
W25
W21
W22
W23
W24
W17
W1 8
W14
W15
W16
W26
Y26
Y14
Y15
Y19
Y20
Y18
Y24
Y25
Y23
Y16
Y21
Y22
Y17
AA18
AA16
AA15
AA19
AA20
AA22
AA21
AA25
AA17
AA24
AA23
AA26
AA14
AB16
AB17
AB18
AB19W7AB21
AB22
AB24
AB25
AB26
AB14
AB15 J15
AB23
AB20
AC19
AC18
AC20
AC21
AC26
AC14
AC22
AC23
AC24
AC25
AC15
AC16
AC17
AD23
AD26
AD14
AD22M8AD24
AD25
AD19M9AD21
AD15
AD16
AD17
AD18
AD20
AE18
AE25
AE20
AE19
AE21
AE17
AE16
AE14
AE15 H15
AE22
AE23
AE24
AF19 T19
AF15
AF21
AF14
AF16
AF17
AF18
AF20
AF23
AF22
AF24
PARALLEL TERMINATION
Put decap near power(0.9V) and pull-up resistor
Do not share the Term resistor between
the DDR addess and Control Signals.
Decoupling Capacitor
Place these Caps near DM2
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
1 2
C86
C86
C126
C126
1 2
1 2
1 2
C159
C159
C612
C612
Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9V_DDR_VTT
C630
C630
C168
C168
C151
C151
1 2
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
(A0)
DIMM1
DIMM2
(A4)
B
SC180P50V2JN-1GP
SC2D2U6D3V3KX-GP
1 2
1 2
C82
C82
C644
C644
C105
C105
C143
C143
1 2
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
1 2
C131
C131
C623
C623
C125
C125
C148
C148
1 2
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SC180P50V2JN-1GP
SCD01U50V2KX-1GP
SCD01U50V2KX-1GP
SC2D2U6D3V3KX-GP
SC180P50V2JN-1GP
SC180P50V2JN-1GP
SCD01U50V2KX-1GP
SCD01U50V2KX-1GP
1 2
1 2
C655
C655
C648
C648
C172
C172
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C140
C140
C136
C136
C100
C100
1 2
1 2
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
+0.9V_DDR_VTT
RN13
RN13
1
8
DY
DY
DY
DY
DY
DY
DY
DY
DY
DY
DY
DY
DY
DY
DY
DY
7
6
8
7
6
8
7
6
8
7
6
8
7
6
8
7
6
8
7
6
+1.8V_SUS
MEM_MA_ADD14 8
MEM_MA_ADD11 8
MEM_MA_ADD7 8
MEM_MA_ADD6 8
MEM_MA_ADD1 8
MEM_MA_ADD10 8
MEM_MA_BANK0 8
MEM_MA_ADD5 8
MEM_MA_ADD15 8
MEM_MA_CKE1 8
MEM_MA_CKE0 8
MEM_MA_BANK2 8
MEM_MA0_CS#1 8
MEM_MA_CAS# 8
MEM_MA_RAS# 8
MEM_MA_ADD2 8
MEM_MA_ADD13 8
MEM_MA0_ODT0 8
MEM_MA0_CS#0 8
MEM_MA0_ODT1 8
MEM_MA_ADD3 8
MEM_MA_ADD9 8
MEM_MA_ADD8 8
MEM_MA_ADD12 8
MEM_MA_ADD0 8
MEM_MA_BANK1 8
MEM_MA_ADD4 8
MEM_MA_WE# 8
1 2
C673
C673
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
C99
C99
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
C138
C138
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
C154
C154
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
2
3
4 5
SRN47J-4-GP
SRN47J-4-GP
RN9
RN9
1
2
3
4 5
SRN47J-4-GP
SRN47J-4-GP
RN14
RN14
1
2
3
4 5
SRN47J-4-GP
SRN47J-4-GP
RN6
RN6
1
2
3
4 5
SRN47J-4-GP
SRN47J-4-GP
RN4
RN4
1
2
3
4 5
SRN47J-4-GP
SRN47J-4-GP
RN11
RN11
1
2
3
4 5
SRN47J-4-GP
SRN47J-4-GP
RN8
RN8
1
2
3
4 5
SRN47J-4-GP
SRN47J-4-GP
+0.9V_DDR_VTT
1 2
C626
C626
SCD1U10 V2KX-4GP
SCD1U10 V2KX-4GP
1 2
C173
C173
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
C174
C174
SCD1U10 V2KX-4GP
SCD1U10 V2KX-4GP
1 2
C165
C165
SCD1U10 V2KX-4GP
SCD1U10 V2KX-4GP
1 2
C135
C135
SCD1U10 V2KX-4GP
SCD1U10 V2KX-4GP
1 2
C139
C139
SCD1U10 V2KX-4GP
SCD1U10 V2KX-4GP
C117
C117
C101
C101
1 2
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
C107
C107
SCD1U10 V2KX-4GP
SCD1U10 V2KX-4GP
1 2
C128
C128
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
A A
<Variant Name>
<Variant Name>
<Variant Name>
Wistron Corporation
Wistron Corporation
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Title
Title
Title
DDR DIMM1
DDR DIMM1
DDR DIMM1
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
A2
A2
5
4
http://hobi-elektronika.net
3
2
A2
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
Date: Sheet
Date: Sheet
Date: Sheet
Taipei Hsien 221, Taiwan, R.O.C.
1
of
11 53 Friday, January 04, 2008
of
11 53 Friday, January 04, 2008
of
11 53 Friday, January 04, 2008
5
4
3
2
1
SSID = MEMORY
DIMM1
DIMM1
MEM_MB_ADD0 8
MEM_MB_ADD1 8
MEM_MB_ADD2 8
MEM_MB_ADD3 8
MEM_MB_ADD4 8
D D
C C
B B
+VREF_DDR_MEM
MEM_MB_ADD5 8
MEM_MB_ADD6 8
MEM_MB_ADD7 8
MEM_MB_ADD8 8
MEM_MB_ADD9 8
MEM_MB_ADD10 8
MEM_MB_ADD11 8
MEM_MB_ADD12 8
MEM_MB_ADD13 8
MEM_MB_ADD14 8
MEM_MB_ADD15 8
MEM_MB_BANK2 8
MEM_MB_BANK0 8
MEM_MB_BANK1 8
MEM_MB_DATA0 8
MEM_MB_DATA1 8
MEM_MB_DATA2 8
MEM_MB_DATA3 8
MEM_MB_DATA4 8
MEM_MB_DATA5 8
MEM_MB_DATA6 8
MEM_MB_DATA7 8
MEM_MB_DATA8 8
MEM_MB_DATA9 8
MEM_MB_DATA10 8
MEM_MB_DATA11 8
MEM_MB_DATA12 8
MEM_MB_DATA13 8
MEM_MB_DATA14 8
MEM_MB_DATA15 8
MEM_MB_DATA16 8
MEM_MB_DATA17 8
MEM_MB_DATA18 8
MEM_MB_DATA19 8
MEM_MB_DATA20 8
MEM_MB_DATA21 8
MEM_MB_DATA22 8
MEM_MB_DATA23 8
MEM_MB_DATA24 8
MEM_MB_DATA25 8
MEM_MB_DATA26 8
MEM_MB_DATA27 8
MEM_MB_DATA28 8
MEM_MB_DATA29 8
MEM_MB_DATA30 8
MEM_MB_DATA31 8
MEM_MB_DATA32 8
MEM_MB_DATA33 8
MEM_MB_DATA34 8
MEM_MB_DATA35 8
MEM_MB_DATA36 8
MEM_MB_DATA37 8
MEM_MB_DATA38 8
MEM_MB_DATA39 8
MEM_MB_DATA40 8
MEM_MB_DATA41 8
MEM_MB_DATA42 8
MEM_MB_DATA43 8
MEM_MB_DATA44 8
MEM_MB_DATA45 8
MEM_MB_DATA46 8
MEM_MB_DATA47 8
MEM_MB_DATA48 8
MEM_MB_DATA49 8
MEM_MB_DATA50 8
MEM_MB_DATA51 8
MEM_MB_DATA52 8
MEM_MB_DATA53 8
MEM_MB_DATA54 8
MEM_MB_DATA55 8
MEM_MB_DATA56 8
MEM_MB_DATA57 8
MEM_MB_DATA58 8
MEM_MB_DATA59 8
MEM_MB_DATA60 8
MEM_MB_DATA61 8
MEM_MB_DATA62 8
MEM_MB_DATA63 8
MEM_MB_DQS0_N 8
MEM_MB_DQS1_N 8
MEM_MB_DQS2_N 8
MEM_MB_DQS3_N 8
MEM_MB_DQS4_N 8
MEM_MB_DQS5_N 8
MEM_MB_DQS6_N 8
MEM_MB_DQS7_N 8
MEM_MB_DQS0_P 8
MEM_MB_DQS1_P 8
MEM_MB_DQS2_P 8
MEM_MB_DQS3_P 8
MEM_MB_DQS4_P 8
MEM_MB_DQS5_P 8
MEM_MB_DQS6_P 8
MEM_MB_DQS7_P 8
MEM_MB0_ODT0 8
MEM_MB0_ODT1 8
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
1 2
C246
C246
Place C2.2uF and 0.1uF <
500mils from DDR connector
1 2
C241
C241
102
A0
101
A1
100
A2
99
A3
98
A4
97
A5
94
A6
92
A7
93
A8
91
A9
105
A10/AP
90
A11
89
A12
116
A13
86
A14
84
A15
85
A16/BA2
107
BA0
106
BA1
5
DQ0
7
DQ1
17
DQ2
19
DQ3
4
DQ4
6
DQ5
14
DQ6
16
DQ7
23
DQ8
25
DQ9
35
DQ10
37
DQ11
20
DQ12
22
DQ13
36
DQ14
38
DQ15
43
DQ16
45
DQ17
55
DQ18
57
DQ19
44
DQ20
46
DQ21
56
DQ22
58
DQ23
61
DQ24
63
DQ25
73
DQ26
75
DQ27
62
DQ28
64
DQ29
74
DQ30
76
DQ31
123
DQ32
125
DQ33
135
DQ34
137
DQ35
124
DQ36
126
DQ37
134
DQ38
136
DQ39
141
DQ40
143
DQ41
151
DQ42
153
DQ43
140
DQ44
142
DQ45
152
DQ46
154
DQ47
157
DQ48
159
DQ49
173
DQ50
175
DQ51
158
DQ52
160
DQ53
174
DQ54
176
DQ55
179
DQ56
181
DQ57
189
DQ58
191
DQ59
180
DQ60
182
DQ61
192
DQ62
194
DQ63
11
DQS0#
29
DQS1#
49
DQS2#
68
DQS3#
129
DQS4#
146
DQS5#
167
DQS6#
186
DQS7#
13
DQS0
31
DQS1
51
DQS2
70
DQS3
131
DQS4
148
DQS5
169
DQS6
188
DQS7
114
OTD0
119
OTD1
1
VREF
2
VSS
202
GND
MH1
MH1
DDR2-200P-20-GP-U
DDR2-200P-20-GP-U
62.10017.A41
62.10017.A41
LOW 5.2 mm
108
RAS#
109
WE#
113
CAS#
110
CS0#
115
CS1#
79
CKE0
80
CKE1
30
CK0
32
CK0#
164
CK1
166
CK1#
10
DM0
26
DM1
52
DM2
67
DM3
130
DM4
147
DM5
170
DM6
185
DM7
195
SDA
197
SCL
199
VDDSPD
NC#163/TEST
REVERSE TYPE
NC#50
NC#69
NC#83
NC#120
DIMM2_SA0
198
SA0
DIMM2_SA1
200
SA1
50
69
83
120
163
+1.8V_SUS
81
VDD
82
VDD
87
VDD
88
VDD
95
VDD
96
VDD
103
VDD
104
VDD
111
VDD
112
VDD
117
VDD
118
VDD
3
VSS
8
VSS
9
VSS
12
VSS
15
VSS
18
VSS
21
VSS
24
VSS
27
VSS
28
VSS
33
VSS
34
VSS
39
VSS
40
VSS
41
VSS
42
VSS
47
VSS
48
VSS
53
VSS
54
VSS
59
VSS
60
VSS
65
VSS
66
VSS
71
VSS
72
VSS
77
VSS
78
VSS
121
VSS
122
VSS
127
VSS
128
VSS
132
VSS
133
VSS
138
VSS
139
VSS
144
VSS
145
VSS
149
VSS
150
VSS
155
VSS
156
VSS
161
VSS
162
VSS
165
VSS
168
VSS
171
VSS
172
VSS
177
VSS
178
VSS
183
VSS
184
VSS
187
VSS
190
VSS
193
VSS
196
VSS
201
GND
MH2
MH2
MEM_MB_RAS# 8
MEM_MB_WE# 8
MEM_MB_CAS# 8
MEM_MB0_CS#0 8
MEM_MB0_CS#1 8
MEM_MB_CKE0 8
MEM_MB_CKE1 8
MEM_MB_CLK0_P 8
MEM_MB_CLK0_N 8
MEM_MB_CLK1_P 8
MEM_MB_CLK1_N 8
MEM_MB_DM0 8
MEM_MB_DM1 8
MEM_MB_DM2 8
MEM_MB_DM3 8
MEM_MB_DM4 8
MEM_MB_DM5 8
MEM_MB_DM6 8
MEM_MB_DM7 8
MEM_SDATA 11,20
MEM_SCLK 11,20
1 2
R81 10KR2J-3-GP R81 10KR2J-3-GP
1 2
R78 10KR2J-3-GP R78 10KR2J-3-GP
(A4)
+3.3V_RUN
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
PLACE CLOSE TO PROCESSOR
WITHIN 1.5 INCH
MEM_MB_CLK0_P
1 2
C202
C202
SC1D5P50V2CN-1GP
SC1D5P50V2CN-1GP
MEM_MB_CLK0_N
MEM_MB_CLK1_P
1 2
C69
C69
SC1D5P50V2CN-1GP
SC1D5P50V2CN-1GP
MEM_MB_CLK1_N
1 2
1 2
C55
C55
PARALLEL TERMINATION
Put decap near power(0.9V) and pull-up resistor
Do not share the Term resistor between
the DDR addess and Control Signals.
+3.3V_RUN
C53
C53
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
Decoupling Capacitor
Place these Caps near DM1
+1.8V_SUS
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
+0.9V_DDR_VTT
C163
C163
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
1 2
C609
C609
C95
C95
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
1 2
1 2
C631
C631
C624
C624
C120
C120
C149
C149
1 2
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SC2D2U6D3V3KX-GP
1 2
C652
C652
Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9V_DDR_VTT
C87
C87
C142
C142
1 2
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
C83
C83
C102
C102
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD01U50V2KX-1GP
SCD01U50V2KX-1GP
1 2
C141
C141
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
+0.9V_DDR_VTT
RN15
RN15
1
8
2
3
4 5
SRN47J-4-GP
SRN47J-4-GP
RN10
RN10
1
2
3
4 5
SRN47J-4-GP
SRN47J-4-GP
RN7
RN7
1
2
3
4 5
SRN47J-4-GP
SRN47J-4-GP
RN16
RN16
1
2
3
4 5
SRN47J-4-GP
SRN47J-4-GP
RN12
RN12
1
2
3
4 5
SRN47J-4-GP
SRN47J-4-GP
RN5
RN5
1
2
3
4 5
SRN47J-4-GP
SRN47J-4-GP
RN3
RN3
1
2
3
4 5
SRN47J-4-GP
SRN47J-4-GP
SC180P50V2JN-1GP
SC180P50V2JN-1GP
1 2
C620
C620
C96
C96
C152
C152
1 2
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SC180P50V2JN-1GP
SC180P50V2JN-1GP
SCD01U50V2KX-1GP
SCD01U50V2KX-1GP
1 2
1 2
C661
C661
C167
C167
C111
C111
C115
C115
C164
C164
1 2
1 2
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
MEM_MB_ADD14 8
7
MEM_MB_ADD12 8
6
MEM_MB_ADD9 8
MEM_MB_ADD5 8
8
MEM_MB_ADD4 8
7
MEM_MB_ADD6 8
6
MEM_MB_ADD1 8
MEM_MB_ADD2 8
8
MEM_MB_ADD0 8
7
MEM_MB_BANK1 8
6
MEM_MB_RAS# 8
MEM_MB_ADD10 8
8
MEM_MB_BANK2 8
7
MEM_MB_CKE0 8
6
MEM_MB_CKE1 8
MEM_MB_ADD15 8
8
MEM_MB_ADD7 8
7
MEM_MB_ADD11 8
6
MEM_MB_ADD8 8
MEM_MB_ADD3 8
8
MEM_MB0_CS#0 8
7
MEM_MB_BANK0 8
6
MEM_MB_ADD13 8
MEM_MB0_ODT0 8
8
MEM_MB_WE# 8
7
MEM_MB_CAS# 8
6
MEM_MB0_CS#1 8
MEM_MB0_ODT1 8
+0.9V_DDR_VTT
C137
C137
C90
C90
1 2
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
+1.8V_SUS
1 2
DY
DY
C97
C97
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
DY
DY
C108
C108
SCD1U10 V2KX-4GP
SCD1U10 V2KX-4GP
1 2
DY
DY
C104
C104
SCD1U10 V2KX-4GP
SCD1U10 V2KX-4GP
1 2
DY
DY
C114
C114
SCD1U10 V2KX-4GP
SCD1U10 V2KX-4GP
1 2
DY
DY
C89
C89
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
DY
DY
C113
C113
SCD1U10 V2KX-4GP
SCD1U10 V2KX-4GP
1 2
DY
DY
C123
C123
SCD1U10 V2KX-4GP
SCD1U10 V2KX-4GP
1 2
DY
DY
C121
C121
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
C665
C665
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
C645
C645
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
C627
C627
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
C641
C641
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
A A
<Variant Name>
<Variant Name>
<Variant Name>
Wistron Corporation
Wistron Corporation
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Title
Title
Title
DDR DIMM2
DDR DIMM2
DDR DIMM2
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
A2
A2
5
4
http://hobi-elektronika.net
3
2
A2
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
Date: Sheet
Date: Sheet
Date: Sheet
Taipei Hsien 221, Taiwan, R.O.C.
1
of
12 53 Friday, January 04, 2008
of
12 53 Friday, January 04, 2008
of
12 53 Friday, January 04, 2008
5
HT_CPU_NB_CAD_H0 7
SSID = N.B
D D
C C
B B
WWAN
WLAN
LOM
A A
A-LINK
5
HT_CPU_NB_CAD_L0 7
HT_CPU_NB_CAD_H1 7
HT_CPU_NB_CAD_L1 7
HT_CPU_NB_CAD_H2 7
HT_CPU_NB_CAD_L2 7
HT_CPU_NB_CAD_H3 7
HT_CPU_NB_CAD_L3 7
HT_CPU_NB_CAD_H4 7
HT_CPU_NB_CAD_L4 7
HT_CPU_NB_CAD_H5 7
HT_CPU_NB_CAD_L5 7
HT_CPU_NB_CAD_H6 7
HT_CPU_NB_CAD_L6 7
HT_CPU_NB_CAD_H7 7
HT_CPU_NB_CAD_L7 7
HT_CPU_NB_CAD_H8 7
HT_CPU_NB_CAD_L8 7
HT_CPU_NB_CAD_H9 7
HT_CPU_NB_CAD_L9 7
HT_CPU_NB_CAD_H10 7
HT_CPU_NB_CAD_L10 7
HT_CPU_NB_CAD_H11 7
HT_CPU_NB_CAD_L11 7
HT_CPU_NB_CAD_H12 7
HT_CPU_NB_CAD_L12 7
HT_CPU_NB_CAD_H13 7
HT_CPU_NB_CAD_L13 7
HT_CPU_NB_CAD_H14 7
HT_CPU_NB_CAD_L14 7
HT_CPU_NB_CAD_H15 7
HT_CPU_NB_CAD_L15 7
HT_CPU_NB_CLK_H0 7
HT_CPU_NB_CLK_L0 7
HT_CPU_NB_CLK_H1 7
HT_CPU_NB_CLK_L1 7
HT_CPU_NB_CTL_H0 7
HT_CPU_NB_CTL_L0 7
HT_CPU_NB_CTL_H1 7
HT_CPU_NB_CTL_L1 7
1 2
Place < 100mils from pin C23 and A24 Place < 100mils from pin B25 and B24
PCIE_NBRX_WANTX_P0 31
PCIE_NBRX_WANTX_N0 31
PCIE_NBRX_WLANTX_P1 31
PCIE_NBRX_WLANTX_N1 31
PCIE_NBRX_LOMTX_P2 24
PCIE_NBRX_LOMTX_N2 24
ALINK_NBRX_SBTX_P0 19
ALINK_NBRX_SBTX_N0 19
ALINK_NBRX_SBTX_P1 19
ALINK_NBRX_SBTX_N1 19
ALINK_NBRX_SBTX_P2 19
ALINK_NBRX_SBTX_N2 19
ALINK_NBRX_SBTX_P3 19
ALINK_NBRX_SBTX_N3 19
R148
R148
301R2F-GP
301R2F-GP
4
U72A
U72A
Y25
HT_RXCAD0P
Y24
HT_RXCAD0N
V22
HT_RXCAD1P
V23
HT_RXCAD1N
V25
HT_RXCAD2P
V24
HT_RXCAD2N
U24
HT_RXCAD3P
U25
HT_RXCAD3N
T25
HT_RXCAD4P
T24
HT_RXCAD4N
P22
HT_RXCAD5P
P23
HT_RXCAD5N
P25
HT_RXCAD6P
P24
HT_RXCAD6N
N24
HT_RXCAD7P
N25
HT_RXCAD7N
AC24
HT_RXCAD8P
AC25
HT_RXCAD8N
AB25
HT_RXCAD9P
AB24
HT_RXCAD9N
AA24
HT_RXCAD10P
AA25
HT_RXCAD10N
Y22
HT_RXCAD11P
Y23
HT_RXCAD11N
W21
HT_RXCAD12P
W20
HT_RXCAD12N
V21
HT_RXCAD13P
V20
HT_RXCAD13N
U20
HT_RXCAD14P
U21
HT_RXCAD14N
U19
HT_RXCAD15P
U18
HT_RXCAD15N
T22
HT_RXCLK0P
T23
HT_RXCLK0N
AB23
HT_RXCLK1P
AA22
HT_RXCLK1N
M22
HT_RXCTL0P
M23
HT_RXCTL0N
R21
HT_RXCTL1P
R20
HT_RXCALP HT_TXCALP
HT_RXCALN
HT_RXCTL1N
C23
HT_RXCALP
A24
HT_RXCALN
RS780M-GP-U1
RS780M-GP-U1
U72B
U72B
D4
GFX_RX0P
C4
GFX_RX0N
A3
GFX_RX1P
B3
GFX_RX1N
C2
GFX_RX2P
C1
GFX_RX2N
E5
GFX_RX3P
F5
GFX_RX3N
G5
GFX_RX4P
G6
GFX_RX4N
H5
GFX_RX5P
H6
GFX_RX5N
J6
GFX_RX6P
J5
GFX_RX6N
J7
GFX_RX7P
J8
GFX_RX7N
L5
GFX_RX8P
L6
GFX_RX8N
M8
GFX_RX9P
L8
GFX_RX9N
P7
GFX_RX10P
M7
GFX_RX10N
P5
GFX_RX11P
M5
GFX_RX11N
R8
GFX_RX12P
P8
GFX_RX12N
R6
GFX_RX13P
R5
GFX_RX13N
P4
GFX_RX14P
P3
GFX_RX14N
T4
GFX_RX15P
T3
GFX_RX15N
AE3
GPP_RX0P
AD4
GPP_RX0N
AE2
GPP_RX1P
AD3
GPP_RX1N
AD1
GPP_RX2P
AD2
GPP_RX2N
V5
GPP_RX3P
W6
GPP_RX3N
U5
GPP_RX4P
U6
GPP_RX4N
U8
GPP_RX5P
U7
GPP_RX5N
AA8
SB_RX0P
Y8
SB_RX0N
AA7
SB_RX1P
Y7
SB_RX1N
AA5
SB_RX2P
AA6
SB_RX2N
W5
SB_RX3P
Y5
SB_RX3N
RS780M-GP-U1
RS780M-GP-U1
4
PART 1 OF 6
PART 1 OF 6
PART 2 OF 6
PART 2 OF 6
PCIE I/F GPP
PCIE I/F GPP
PCIE I/F SB
PCIE I/F SB
HT_TXCAD0P
HT_TXCAD0N
HT_TXCAD1P
HT_TXCAD1N
HT_TXCAD2P
HT_TXCAD2N
HT_TXCAD3P
HT_TXCAD3N
HT_TXCAD4P
HT_TXCAD4N
HT_TXCAD5P
HT_TXCAD5N
HT_TXCAD6P
HT_TXCAD6N
HT_TXCAD7P
HT_TXCAD7N
HT_TXCAD8P
HT_TXCAD8N
HT_TXCAD9P
HT_TXCAD9N
HT_TXCAD10P
HT_TXCAD10N
HT_TXCAD11P
HT_TXCAD11N
HT_TXCAD12P
HT_TXCAD12N
HT_TXCAD13P
HT_TXCAD13N
HT_TXCAD14P
HT_TXCAD14N
HT_TXCAD15P
HT_TXCAD15N
HT_TXCLK0P
HT_TXCLK0N
HT_TXCLK1P
HT_TXCLK1N
HYPER TRANSPORT CPU I/F
HYPER TRANSPORT CPU I/F
HT_TXCTL0P
HT_TXCTL0N
HT_TXCTL1P
HT_TXCTL1N
HT_TXCALP
HT_TXCALN
GFX_TX10P
GFX_TX10N
GFX_TX11P
GFX_TX11N
GFX_TX12P
GFX_TX12N
GFX_TX13P
GFX_TX13N
GFX_TX14P
GFX_TX14N
GFX_TX15P
GFX_TX15N
PCIE I/F GFX
PCIE I/F GFX
PCE_CALRP
PCE_CALRN
http://hobi-elektronika.net
GFX_TX0P
GFX_TX0N
GFX_TX1P
GFX_TX1N
GFX_TX2P
GFX_TX2N
GFX_TX3P
GFX_TX3N
GFX_TX4P
GFX_TX4N
GFX_TX5P
GFX_TX5N
GFX_TX6P
GFX_TX6N
GFX_TX7P
GFX_TX7N
GFX_TX8P
GFX_TX8N
GFX_TX9P
GFX_TX9N
GPP_TX0P
GPP_TX0N
GPP_TX1P
GPP_TX1N
GPP_TX2P
GPP_TX2N
GPP_TX3P
GPP_TX3N
GPP_TX4P
GPP_TX4N
GPP_TX5P
GPP_TX5N
SB_TX0P
SB_TX0N
SB_TX1P
SB_TX1N
SB_TX2P
SB_TX2N
SB_TX3P
SB_TX3N
D24
D25
E24
E25
F24
F25
F23
F22
H23
H22
J25
J24
K24
K25
K23
K22
F21
G21
G20
H21
J20
J21
J18
K17
L19
J19
M19
L18
M21
P21
P18
M18
H24
H25
L21
L20
M24
M25
P19
R18
B24
B25
A5
B5
A4
B4
C3
B2
D1
D2
E2
E1
F4
F3
F1
F2
H4
H3
H1
H2
J2
J1
K4
K3
K1
K2
M4
M3
M1
M2
N2
N1
P1
P2
AC1
AC2
AB4
AB3
AA2
AA1
Y1
Y2
Y4
Y3
V1
V2
AD7
AE7
AE6
AD6
AB6
AC6
AD5
AE5
AC8
AB8
3
HT_TXCALN
DPB_LANE_P0
DPB_LANE_N0
DPB_LANE_P1
DPB_LANE_N1
DPB_LANE_P2
DPB_LANE_N2
DPB_LANE_P3
DPB_LANE_N3
DPC_LANE_P0
DPC_LANE_N0
DPC_LANE_P1
DPC_LANE_N1
DPC_LANE_P2
DPC_LANE_N2
DPC_LANE_P3
DPC_LANE_N3
PCIE_NBTX_WANRX_P0
PCIE_NBTX_WANRX_N0
PCIE_NBTX_WLANRX_P1
PCIE_NBTX_WLANRX_N1
PCIE_NBTX_LOMRX_P2
PCIE_NBTX_LOMRX_N2
ALINK_NBTX_SBRX_P0
ALINK_NBTX_SBRX_N0
ALINK_NBTX_SBRX_P1
ALINK_NBTX_SBRX_N1
ALINK_NBTX_SBRX_P2
ALINK_NBTX_SBRX_N2
ALINK_NBTX_SBRX_P3
ALINK_NBTX_SBRX_N3
PCE_PCAL
PCE_NCAL
Place < 100mils from pin AC8 and AB8
3
2
HT_NB_CPU_CAD_H0 7
HT_NB_CPU_CAD_L0 7
HT_NB_CPU_CAD_H1 7
HT_NB_CPU_CAD_L1 7
HT_NB_CPU_CAD_H2 7
HT_NB_CPU_CAD_L2 7
HT_NB_CPU_CAD_H3 7
HT_NB_CPU_CAD_L3 7
HT_NB_CPU_CAD_H4 7
HT_NB_CPU_CAD_L4 7
HT_NB_CPU_CAD_H5 7
HT_NB_CPU_CAD_L5 7
HT_NB_CPU_CAD_H6 7
HT_NB_CPU_CAD_L6 7
HT_NB_CPU_CAD_H7 7
HT_NB_CPU_CAD_L7 7
HT_NB_CPU_CAD_H8 7
HT_NB_CPU_CAD_L8 7
HT_NB_CPU_CAD_H9 7
HT_NB_CPU_CAD_L9 7
HT_NB_CPU_CAD_H10 7
HT_NB_CPU_CAD_L10 7
HT_NB_CPU_CAD_H11 7
HT_NB_CPU_CAD_L11 7
HT_NB_CPU_CAD_H12 7
HT_NB_CPU_CAD_L12 7
HT_NB_CPU_CAD_H13 7
HT_NB_CPU_CAD_L13 7
HT_NB_CPU_CAD_H14 7
HT_NB_CPU_CAD_L14 7
HT_NB_CPU_CAD_H15 7
HT_NB_CPU_CAD_L15 7
HT_NB_CPU_CLK_H0 7
HT_NB_CPU_CLK_L0 7
HT_NB_CPU_CLK_H1 7
HT_NB_CPU_CLK_L1 7
HT_NB_CPU_CTL_H0 7
HT_NB_CPU_CTL_L0 7
HT_NB_CPU_CTL_H1 7
HT_NB_CPU_CTL_L1 7
1 2
Placement: close RS780
C739 SCD1U10V2KX-4GP C739 SCD1U10V2KX-4GP
C742 SCD1U10V2KX-4GP C742 SCD1U10V2KX-4GP
C741 SCD1U10V2KX-4GP C741 SCD1U10V2KX-4GP
C745 SCD1U10V2KX-4GP C745 SCD1U10V2KX-4GP
C751 SCD1U10V2KX-4GP C751 SCD1U10V2KX-4GP
C748 SCD1U10V2KX-4GP C748 SCD1U10V2KX-4GP
C749 SCD1U10V2KX-4GP C749 SCD1U10V2KX-4GP
C746 SCD1U10V2KX-4GP C746 SCD1U10V2KX-4GP
C752 SCD1U10V2KX-4GP C752 SCD1U10V2KX-4GP
C755 SCD1U10V2KX-4GP C755 SCD1U10V2KX-4GP
C753 SCD1U10V2KX-4GP C753 SCD1U10V2KX-4GP
C757 SCD1U10V2KX-4GP C757 SCD1U10V2KX-4GP
C758 SCD1U10V2KX-4GP C758 SCD1U10V2KX-4GP
C765 SCD1U10V2KX-4GP C765 SCD1U10V2KX-4GP
C763 SCD1U10V2KX-4GP C763 SCD1U10V2KX-4GP
C768 SCD1U10V2KX-4GP C768 SCD1U10V2KX-4GP
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
R132
R132
301R2F-GP
301R2F-GP
To E DOCK
DPB_LANE_P0_C 37
DPB_LANE_N0_C 37
DPB_LANE_P1_C 37
DPB_LANE_N1_C 37
DPB_LANE_P2_C 37
DPB_LANE_N2_C 37
DPB_LANE_P3_C 37
DPB_LANE_N3_C 37
DPC_LANE_P0_C 37
DPC_LANE_N0_C 37
DPC_LANE_P1_C 37
DPC_LANE_N1_C 37
DPC_LANE_P2_C 37
DPC_LANE_N2_C 37
DPC_LANE_P3_C 37
DPC_LANE_N3_C 37
RS780M Display Port Support(muxed on GFX)
GFX_TX0,TX1,TX2,TX3,AUX0,HPD0
DP0
GFX_TX4,TX5,TX6,TX7,AUX1,HPD1 DP1
C785 SCD1U10V2KX-4GP C785 SCD1U10V2KX-4GP
1 2
C792 SCD1U10V2KX-4GP C792 SCD1U10V2KX-4GP
1 2
C780 SCD1U10V2KX-4GP C780 SCD1U10V2KX-4GP
1 2
C783 SCD1U10V2KX-4GP C783 SCD1U10V2KX-4GP
1 2
C775 SCD1U10V2KX-4GP C775 SCD1U10V2KX-4GP
1 2
C777 SCD1U10V2KX-4GP C777 SCD1U10V2KX-4GP
1 2
C817 SCD1U10V2KX-4GP C817 SCD1U10V2KX-4GP
1 2
C818 SCD1U10V2KX-4GP C818 SCD1U10V2KX-4GP
1 2
C814 SCD1U10V2KX-4GP C814 SCD1U10V2KX-4GP
1 2
C815 SCD1U10V2KX-4GP C815 SCD1U10V2KX-4GP
1 2
C813 SCD1U10V2KX-4GP C813 SCD1U10V2KX-4GP
1 2
C816 SCD1U10V2KX-4GP C816 SCD1U10V2KX-4GP
1 2
C811 SCD1U10V2KX-4GP C811 SCD1U10V2KX-4GP
1 2
C812 SCD1U10V2KX-4GP C812 SCD1U10V2KX-4GP
1 2
1 2
R215 1K27R2F-L-GP R215 1K27R2F-L-GP
1 2
R195 2KR2F-3-GP R195 2KR2F-3-GP
PCIE_NBTX_C_WANRX_P0 31
PCIE_NBTX_C_WANRX_N0 31
PCIE_NBTX_C_WLANRX_P1 31
PCIE_NBTX_C_WLANRX_N1 31
PCIE_NBTX_C_LOMRX_P2 24
PCIE_NBTX_C_LOMRX_N2 24
ALINK_NBTX_C_SBRX_P0 19
ALINK_NBTX_C_SBRX_N0 19
ALINK_NBTX_C_SBRX_P1 19
ALINK_NBTX_C_SBRX_N1 19
ALINK_NBTX_C_SBRX_P2 19
ALINK_NBTX_C_SBRX_N2 19
ALINK_NBTX_C_SBRX_P3 19
ALINK_NBTX_C_SBRX_N3 19
+1.1V_RUN
2
1
WWAN
WLAN
LOM
<Variant Name>
<Variant Name>
<Variant Name>
Wistron Corporation
Wistron Corporation
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Title
Title
Title
ATi-RS780M_HT LINK&PCIE_(1/4)
ATi-RS780M_HT LINK&PCIE_(1/4)
ATi-RS780M_HT LINK&PCIE_(1/4)
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
A3
A3
A3
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
Date: Sheet
Date: Sheet of
Date: Sheet of
FOOSE-AMD 15.4" SB
1
of
13 53 Friday, January 04, 2008
13 53 Friday, January 04, 2008
13 53 Friday, January 04, 2008
5
SSID = N.B
Close to NB ball
+1.1V_RUN_PLLVDD +1.1V_RUN
L4
L4
1 2
BLM15AG221SN-GP
BLM15AG221SN-GP
D D
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
+1.8V_RUN
L3
L3
1 2
BLM15AG221SN-GP
BLM15AG221SN-GP
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
+1.8V_RUN
L13
L13
1 2
BLM15AG221SN-GP
BLM15AG221SN-GP
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
+1.8V_RUN
L7
C C
B B
L7
1 2
BLM18BB221SN1D-GP
BLM18BB221SN1D-GP
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
LDT_STP#_CPU 9
ALLOW_LDTSTOP 9,19
Remove R240 at X01.
G.G list 10/06.
15 mils width
1 2
C211
C211
+1.8V_RUN_PLVDD18
1 2
C229
C229
+1.8V_VDDA18HTPLL
15mil width
1 2
C279
C279
+1.8V_VDDA18PCIEPLL
15mil width
1 2
C232
C232
15 mils width
1 2
C220
C220
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
C270
C270
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
C234
C234
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
+3.3V_RUN +3.3V_RUN
1 2
1 2
R218
4K7R2J-2-GP
4K7R2J-2-GP
R220
R220
0R2J-2-GP
0R2J-2-GP
1 2
1 2
R241
R241
0R2J-2-GP
0R2J-2-GP
R219
R219
DY
DY
DY
DY
R218
4K7R2J-2-GP
4K7R2J-2-GP
ENABLE External CLK GEN
STRP_DATA 01
VCC_NB
+1.8V_RUN
VGA_RED 18
VGA_GRN 18
VGA_BLU 18
1 2
BLM18BB221SN1D-GP
BLM18BB221SN1D-GP
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
R135 150R2F-1-GP R135 150R2F-1-GP
R149 150R2F-1-GP R149 150R2F-1-GP
R150 150R2F-1-GP R150 150R2F-1-GP
LDT_RST#_CPU 9
DPB_DOCK_AUX# 37
DPB_DOCK_AUX 37
DPC_DOCK_AUX 37
DPC_DOCK_AUX# 37
GPIO MODE
1.0V 1.1V
4
R128
R128
TV_C 18
TV_Y 18
TV_CVBS 18
PLTRST# 19,34,35,50
LCD_DDCLK 17
LCD_DDCDAT 17
+1.8V_RUN_AVDDQ
1 2
C230
C230
1 2
1 2
1 2
R155 150R2F-1-GP R155 150R2F-1-GP
1 2
R130 150R2F-1-GP R130 150R2F-1-GP
1 2
R144 150R2F-1-GP R144 150R2F-1-GP
1 2
1 2
R172 0R2J-2-GP
R172 0R2J-2-GP
1 2
R176 0R2J-2-GP R176 0R2J-2-GP
+1.1V_RUN
1 2
+3.3V_RUN
R117
R117
4K7R2J-2-GP
4K7R2J-2-GP
1KR2F-3-GP
1KR2F-3-GP
R129
R129
+3.3V_RUN
*
+3.3V_RUN
L8
L8
1 2
BLM18PG330SN1D-GP
BLM18PG330SN1D-GP
33ohm 3A
+1.8V_RUN
DY
DY
1 2
R610
R610
1 2
0R3-0-U-GP
0R3-0-U-GP
1 2
C239
C239
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
CRT_HSYNC 18
CRT_VSYNC 18
NB_DDCCLK 18
NB_DDCDATA 18
1 2
R146
R146
1KR2F-3-GP
1KR2F-3-GP
1 2
R608
R608
4K7R2J-2-GP
4K7R2J-2-GP
+3.3V_RUN_AVDD
1 2
C248
C248
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
+1.8V_RUN_AVDDDI
15 mils width
X01
+1.1V_RUN_PLLVDD
+1.8V_RUN_PLVDD18
+1.8V_VDDA18HTPLL
+1.8V_VDDA18PCIEPLL
CLK_NBHT_CLK 6
CLK_NBHT_CLK# 6
CLK_NB_14M 6
CLK_NB_GPPSB 6
CLK_NB_GPPSB# 6
R119
R119
1 2
10KR2J-3-GP
10KR2J-3-GP
R127
R127
1 2
150R2F-1-GP
150R2F-1-GP
15 mils width
15 mils width
1 2
C720
C720
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
DAC_RSET
1 2
R151 768R2F-1-GP R151 768R2F-1-GP
SYSREST#
NB_PWRGD
NB_LDT_STOP#
NB_ALLOW_LDTSTOP
NB_REFCLK_N
CLK_NB_GFX 6
CLK_NB_GFX# 6
CLK_NBGPP_CLK 6
CLK_NBGPP_CLK# 6
STRP_DATA
TP26 TP26
1
RS780_AUX_CAL
3
F12
E12
F14
G15
H15
H14
E17
F17
F15
G18
G17
E18
F18
E19
F19
A11
B11
F8
E8
G14
A12
D14
B12
H17
D7
E7
D8
A10
C10
C12
C25
C24
E11
F11
T2
T1
U1
U2
V4
V3
B9
A9
B8
A8
B7
A7
B10
G11
C8
+3.3V_RUN
1 2
R604
R604
3KR2F-GP
3KR2F-GP
DY
DY
1 2
R121
R121
3KR2F-GP
3KR2F-GP
U72C
U72C
AVDD1
AVDD2
AVDDDI
AVSSDI
AVDDQ
AVSSQ
C_Pr
Y
COMP_Pb
RED
REDb
GREEN
GREENb
BLUE
BLUEb
DAC_HSYNC
DAC_VSYNC
DAC_SCL
DAC_SDA
DAC_RSET
PLLVDD
PLLVDD18
PLLVSS
VDDA18HTPLL
VDDA18PCIEPLL1
VDDA18PCIEPLL2
SYSRESET#
POWERGOOD
LDTSTOP#
ALLOW_LDTSTOP
HT_REFCLKP
HT_REFCLKN
REFCLK_P/OSCIN
REFCLK_N
GFX_REFCLKP
GFX_REFCLKN
GPP_REFCLKP
GPP_REFCLKN
GPPSB_REFCLKP
GPPSB_REFCLKN
I2C_CLK
I2C_DATA
DDC_CLK0/AUX0P
DDC_DATA0/AUX0N
DDC_CLK1/AUX1P
DDC_DATA1/AUX1N
STRP_DATA
RESERVED
AUX_CAL
RS780M-GP-U1
RS780M-GP-U1
R605
R605
3KR2F-GP
3KR2F-GP
1 2
CRT_VSYNC
CRT_HSYNC
1 2
R120
R120
3KR2F-GP
3KR2F-GP
DY
DY
PART 3 OF 6
PART 3 OF 6
DDC_DATA0/AUX0N
DDC_CLK0/AUX0P
CRT/TVOUT
CRT/TVOUT
LVTM
LVTM
PM
PM
CLOCKs PLL PWR
CLOCKs PLL PWR
MIS.
MIS.
2
1
STRAP_DEBUG_BUS_GPIO_ENABLE
Enables the Test Debug Bus using GPIO.(PIN: RS780M--> VSYNC)
0 : Enable 1 : Disable
*
RS780: Enables Side port memory ( RS780 use HSYNC)
0 : Enable 1 : Disable
*
SUS_STAT#
Selects Loading of STRAPS From EEPROM
: Bypass the loading of EEPROM straps and use Hardware Default Values
*
0 : I2C Master can load strap values from EEPROM if connected,
or use default values if not connected
TXOUT_L0P
TXOUT_L0N
TXOUT_L1P
TXOUT_L1N
TXOUT_L2P
TXOUT_L2N
TXOUT_L3P
TXOUT_L3N
TXOUT_U0P
TXOUT_U0N
TXOUT_U1P
TXOUT_U1N
TXOUT_U2P
TXOUT_U2N
TXOUT_U3P
TXOUT_U3N
TXCLK_LP
TXCLK_LN
TXCLK_UP
TXCLK_UN
VDDLTP18
VSSLTP18
VDDLT18_1
VDDLT18_2
VDDLT33_1
VDDLT33_2
VSSLT1
VSSLT2
VSSLT3
VSSLT4
VSSLT5
VSSLT6
VSSLT7
LVDS_DIGON
LVDS_BLON
LVDS_ENA_BL
TMDS_HPD
HPD
SUS_STAT#
THERMALDIODE_P
THERMALDIODE_N
TESTMODE
A22
B22
A21
B21
B20
A20
A19
B19
B18
A18
A17
B17
D20
D21
D18
D19
B16
A16
D16
D17
A13
B13
A15
B15
A14
B14
C14
D15
C16
C18
C20
E20
C22
E9
F7
G12
D9
D10
D12
AE8
AD8
D13
+1.8V_RUN_VDDLP18
+1.8V_RUN_VDDLT18
GMCH_BL_ON
SUS_STAT#_R
TESTMODE_NB NB_RESERVED
TXACLK+ 17
TXACLK- 17
TXBCLK+ 17
TXBCLK- 17
NB_THERMDP 39
NB_THERMDN 39
1 2
SC4D7U6D3V3KX-GP
SC4D7U6D3V3KX-GP
R147
R147
1K8R2F-GP
1K8R2F-GP
TXAOUT0+ 17
TXAOUT0- 17
TXAOUT1+ 17
TXAOUT1- 17
TXAOUT2+ 17
TXAOUT2- 17
TXBOUT0+ 17
TXBOUT0- 17
TXBOUT1+ 17
TXBOUT1- 17
TXBOUT2+ 17
TXBOUT2- 17
15 mils width
C730
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
C730
15 mils width
1 2
C716
C716
R107 1K27R2F-L-GP
R107 1K27R2F-L-GP
1 2
DY
DY
R152 1K27R2F-L-GP
R152 1K27R2F-L-GP
1 2
DY
DY
R154 100KR2J-1-GP
R154 100KR2J-1-GP
1 2
DY
DY
R200
R200
1 2
0R2J-2-GP
0R2J-2-GP
1 2
R203
R203
3KR2F-GP
3KR2F-GP
DY
DY
L54
L54
1 2
BLM15AG221SN-GP
BLM15AG221SN-GP
1 2
L53
L53
1 2
BLM15AG221SN-GP
BLM15AG221SN-GP
1 2
C718
C718
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
LVDS_DIGON 17
GMCH_BL_ON 17
PANEL_BKEN 35
DPB_HPD 37
DPC_DOCK_HPD 37
SUS_STAT# 20
pull up from SB
+1.8V_RUN
+3.3V_RUN
A A
SB_TO_EC_PWRGD 34
SB_TO_NB_PWRGD 20
U96
U96
5
VCC
4
Y
74AUP1G17GW-GP
74AUP1G17GW-GP
NC#1
GND
1
2
A
3
EC_NB_PWRGD 35
X01
5
1 2
R603 0R2J-2-GP R603 0R2J-2-GP
DY
DY
EC_NB_PWRGD_R
1 2
R601 0R2J-2-GP
R601 0R2J-2-GP
Ati:0~30n sec
4
X01
U70
U70
1
NC#1
VCC
2
A
DY
DY
GND3Y
SNAUC1G17DCKR-1GP
SNAUC1G17DCKR-1GP
1 2
http://hobi-elektronika.net
R693 0R2J-2-GP R693 0R2J-2-GP
1.8V_RUN_U1
5
4
3
+1.8V_RUN
1 2
C717
C717
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
DY
DY
X01
1 2
R607
R607
300R2J-4-GP
300R2J-4-GP
NB_PWRGD
X01
AMD schematic review 11/19.
<Variant Name>
<Variant Name>
<Variant Name>
Wistron Corporation
Wistron Corporation
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet of
2
Date: Sheet of
ATi-RS780M_LVDS&CRT_(2/4)
ATi-RS780M_LVDS&CRT_(2/4)
ATi-RS780M_LVDS&CRT_(2/4)
A3
A3
A3
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
1
of
14 53 Friday, January 04, 2008
14 53 Friday, January 04, 2008
14 53 Friday, January 04, 2008
5
SSID = N.B
D D
C C
B B
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
A A
+1.8V_RUN
1 2
BLM21PG221SN-1GP
BLM21PG221SN-1GP
ST330U2D5VCM-GP
ST330U2D5VCM-GP
MEM_CLKN
MEM_CLKP
+1.8V_MEM_VDDQ
1 2
C804
C804
1 2
C797
C797
L58
L58
1 2
1 2
5
220 ohm @ 100MHz,2A
1 2
TC19
TC19
DY
DY
MEM_BA0
MEM_BA1
MEM_A12
MEM_A11
MEM_A10
MEM_A9
MEM_A8
MEM_A7
MEM_A6
MEM_A5
MEM_A4
MEM_A3
MEM_A2
MEM_A1
MEM_A0
CKE
CS#
WE#
RAS#
CAS#
MEM_DM0
MEM_DM1
ODT
MEM_DQS0P
MEM_DQS0N
R646
R646
1KR2F-3-GP
1KR2F-3-GP
R643
R643
1KR2F-3-GP
1KR2F-3-GP
MEM_DQS1P
MEM_DQS1N
MEM_VREF_CHIP
MEM_BA2
SC10U6D3V5KX-1GP
SC10U6D3V5KX-1GP
C300
C300
1 2
1 2
SC10U6D3V5KX-1GP
SC10U6D3V5KX-1GP
C788
C788
1 2
R667
R667
100R2F-L1-GP-U
100R2F-L1-GP-U
+1.8V_MEM_VDDQ
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C798
C798
1 2
U34
U34
L2
BA0
L3
BA1
R2
A12
P7
A11
M2
A10/AP
P3
A9
P8
A8
P2
A7
N7
A6
N3
A5
N8
A4
N2
A3
M7
A2
M3
A1
M8
A0
K8
CK
J8
CK
K2
CKE
L8
CS
K3
WE
K7
RAS
L7
CAS
F3
LDM
B3
UDM
K9
ODT
F7
LDQS
E8
LDQS
B7
UDQS
A8
UDQS
J2
VREF
A2
NC#A2
E2
NC#E2
L1
NC#L1
R3
NC#R3
R7
NC#R7
R8
NC#R8
HY5PS121621CFP-25-GP
HY5PS121621CFP-25-GP
C784
C784
1 2
VDDQ10
VSSQ10
4
SC1U6D3V2KX-GP
SC1U6D3V2KX-GP
SC1U6D3V2KX-GP
SC1U6D3V2KX-GP
1 2
C834
C834
B9
DQ15
B1
DQ14
D9
DQ13
D1
DQ12
D3
DQ11
D7
DQ10
C2
DQ9
C8
DQ8
F9
DQ7
F1
DQ6
H9
DQ5
H1
DQ4
H3
DQ3
H7
DQ2
G2
DQ1
G8
DQ0
A9
VDDQ1
C1
VDDQ2
C3
VDDQ3
C7
VDDQ4
C9
VDDQ5
E9
VDDQ6
G1
VDDQ7
G3
VDDQ8
G7
VDDQ9
G9
A1
VDD1
E1
VDD2
J9
VDD3
M9
VDD4
R1
VDD5
J1
VDDL
J7
VSSDL
A7
VSSQ1
B2
VSSQ2
B8
VSSQ3
D2
VSSQ4
D8
VSSQ5
E7
VSSQ6
F2
VSSQ7
F8
VSSQ8
H2
VSSQ9
H8
A3
VSS1
E3
VSS2
J3
VSS3
N1
VSS4
P9
VSS5
4
1 2
C833
C833
MEM_DQ15
MEM_DQ14
MEM_DQ13
MEM_DQ12
MEM_DQ11
MEM_DQ10
MEM_DQ9
MEM_DQ8
MEM_DQ7
MEM_DQ6
MEM_DQ5
MEM_DQ4
MEM_DQ3
MEM_DQ2
MEM_DQ1
MEM_DQ0
VDDL_VRAM
+1.8V_MEM_VDDQ
+1.8V_MEM_VDDQ
1 2
L59
L59
BLM18AG601SN-3GP
BLM18AG601SN-3GP
600 ohm @ 100MHz,200mA
Layout Note: 50 mil for VSSDL
1 2
C786
C786
SC1U6D3V3KX-1GP
SC1U6D3V3KX-1GP
Main Source
2nd Source
http://hobi-elektronika.net
3
MEM_A0
MEM_A1
MEM_A2
MEM_A3
MEM_A4
MEM_A5
MEM_A6
MEM_A7
MEM_A8
MEM_A9
MEM_A11
MEM_A12
MEM_A13
TP27 TP27
1
MEM_BA0
MEM_BA1
MEM_BA2 MEM_DQS0P
RAS#
CAS#
WE#
CS#
CKE
ODT
40D2R2F-GP
40D2R2F-GP
R663
R663
1 2
1 2
R660
R660
40D2R2F-GP
40D2R2F-GP
MEM_CLKN
MEM_COMPP
MEM_COMPN
CS#
MEM_A0
MEM_A4
MEM_A8
RAS#
CAS#
MEM_A11
MEM_A6
MEM_A12
MEM_A7
MEM_A3
MEM_BA0
MEM_BA1
WE#
MEM_A10
MEM_BA2
MEM_A2
MEM_A1
MEM_A5
MEM_A9
CKE
ODT
Local Frame Buffer Strapping List
Copy from Becks.
LFB_ID2 LFB_ID1 LFB_ID0
Hynix
Qimonda
Samsung
3
U72D
U72D
AB12
MEM_A0
AE16
MEM_A1
V11
MEM_A2
AE15
MEM_A3
AA12
MEM_A4
AB16
MEM_A5
AB14
MEM_A6
AD14
MEM_A7
AD13
MEM_A8
AD15
MEM_A9
AC16
MEM_A10
AE13
MEM_A11
AC14
MEM_A12
Y14
MEM_A13
AD16
MEM_BA0
AE17
MEM_BA1
AD17
MEM_BA2
W12
MEM_RAS#
Y12
MEM_CAS#
AD18
MEM_WE#
AB13
MEM_CS#
AB18
MEM_CKE
V14
MEM_ODT
V15
MEM_CKP
W14
MEM_CKN
AE12
MEM_COMPP
AD12
MEM_COMPN
RS780M-GP-U1
RS780M-GP-U1
+0.9V_MEM_VTT
RN53
RN53
1
2
DY
DY
3
4 5
SRN47J-4-GP
SRN47J-4-GP
RN36
RN36
1
2
DY
DY
3
4 5
SRN47J-4-GP
SRN47J-4-GP
RN29
RN29
1
2
DY
DY
3
4 5
SRN47J-4-GP
SRN47J-4-GP
RN47
RN47
1
2
DY
DY
3
4 5
SRN47J-4-GP
SRN47J-4-GP
RN35
RN35
1
2
DY
DY
3
4 5
SRN47J-4-GP
SRN47J-4-GP
RN27
RN27
1
DY
DY
2 3
SRN47J-7-GP
SRN47J-7-GP
0 0
10 0
PAR 4 OF 6
PAR 4 OF 6
SBD_MEM/DVO_I/F
SBD_MEM/DVO_I/F
1 2
DY
8
7
6
8
7
6
8
7
6
8
7
6
8
7
6
4
DY
1 2
DY
DY
1 2
DY
DY
1 2
DY
DY
1 2
DY
DY
1 2
DY
DY
1 2
DY
DY
1 2
DY
DY
1 2
DY
DY
1 2
DY
DY
1 2
DY
DY
1 2
DY
DY
1 2
DY
DY
0
1 0 0
2
MEM_DQ4
MEM_DM0
IOPLLVDD
IOPLLVSS
+1.8V_MEM_VDDQ
AA18
AA20
AA19
Y19
V17
AA17
AA15
Y15
AC20
AD19
AE22
AC18
AB20
AD22
AC22
AD21
Y17
W18
AD20
AE21
W17
AE19
AE23
AE24
AD23
AE18
MEM_DQ0/DVO_VSYNC
MEM_DQ1/DVO_HSYNC
MEM_DQ2/DVO_DE
MEM_DQ3/DVO_D0
MEM_DQ5/DVO_D1
MEM_DQ6/DVO_D2
MEM_DQ7/DVO_D4
MEM_DQ8/DVO_D3
MEM_DQ9/DVO_D5
MEM_DQ10/DVO_D6
MEM_DQ11/DVO_D7
MEM_DQ12
MEM_DQ13/DVO_D9
MEM_DQ14/DVO_D10
MEM_DQ15/DVO_D11
MEM_DQS0P/DVO_IDCKP
MEM_DQS0N/DVO_IDCKN
MEM_DQS1P
MEM_DQS1N
MEM_DM1/DVO_D8
IOPLLVDD18
MEM_VREF
C375
C375
SC10U6D3V5KX-1GP
SC10U6D3V5KX-1GP
C324
C324
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C325
C325
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C352
C352
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C348
C348
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C363
C363
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C355
C355
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C366
C366
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C374
C374
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C822
C822
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C806
C806
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C825
C825
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C830
C830
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
Vendor Part Number
HY5PS121621CFP-25
HYB18T512161B2F-25
K4N51163QE-ZC25
2
1
MEM_DQ0
MEM_DQ1
MEM_DQ2
MEM_DQ3
MEM_DQ4
MEM_DQ5
MEM_DQ6
MEM_DQ7
MEM_DQ8
MEM_DQ9
MEM_DQ10 MEM_A10
MEM_DQ11
MEM_DQ12
MEM_DQ13
MEM_DQ14
MEM_DQ15
MEM_DQS0N
MEM_DQS1P
MEM_DQS1N
MEM_DM0
MEM_DM1
+1.8V_IOPLLVDD18
+1.1V_IOPLLVDD MEM_CLKP
MEM_VREF_NB
MEM_COMP_P and MEM_COMP_N trace
width >=10mils and 10mils spacing from
other Signals in X,Y,Z directions
L64
15 mils width
15 mils width
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
1KR2F-3-GP
1KR2F-3-GP
1KR2F-3-GP
1KR2F-3-GP
L64
1 2
BLM15AG221SN-GP
BLM15AG221SN-GP
1 2
C821
C821
SC2D2U6D3V3KX-GP
SC2D2U6D3V3KX-GP
BLM15AG221SN-GP
BLM15AG221SN-GP
1 2
1 2
C794
C794
C787
C787
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
+1.8V_MEM_VDDQ
1 2
R661
R661
1 2
R654
R654
L60
L60
1 2
1 2
C809
C809
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
C820
C820
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
Design current: 1400mA
Max current: 2000mA
+0.9V_MEM_VTT +0.9V_DDR_VTT
U27
U27
DS
D
D
D
+15V
1.8V_RUN_ENABLE 49
C262
SC470P50V2KX-3GP
SC470P50V2KX-3GP
C262
DY
DY
G
1 2
1
2
3 4
SI3456BDV-T1-GP
SI3456BDV-T1-GP
D
D
D
G
G
6
D
D
5
S
S
2Amp
Wistron Part Number
72.51216.F0U
72.18512.M0U
72.45116.A0U
<Variant Name>
<Variant Name>
<Variant Name>
Wistron Corporation
Wistron Corporation
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet of
Date: Sheet of
14_ATi-RS780M_SidePort_(3/4)
14_ATi-RS780M_SidePort_(3/4)
14_ATi-RS780M_SidePort_(3/4)
A3
A3
A3
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
1
15 53 Friday, January 04, 2008
15 53 Friday, January 04, 2008
15 53 Friday, January 04, 2008
+1.8V_RUN
+1.1V_RUN
SC10U6D3V5KX-1GP
SC10U6D3V5KX-1GP
1 2
C280
C280
of
5
4
3
2
1
SSID = N.B
D D
+1.1V_RUN
220 ohm @ 100MHz,2A
+1.1V_RUN
220 ohm @ 100MHz,2A
C C
X01
+1.35V_RUN_LDO
BLM21PG221SN-1GP
BLM21PG221SN-1GP
+1.2V_RUN
BLM21PG221SN-1GP
BLM21PG221SN-1GP
220 ohm @ 100MHz,2A
+1.8V_RUN
BLM21PG221SN-1GP
BLM21PG221SN-1GP
220 ohm @ 100MHz,2A
B B
120mil Width
L15
L15
1 2
BLM21PG221SN-1GP
BLM21PG221SN-1GP
70mil Width
L9
L9
1 2
BLM21PG221SN-1GP
BLM21PG221SN-1GP
L23
L23
1 2
DY
DY
L24
L24
1 2
L17
L17
1 2
+1.8V_RUN
SC1U6D3V2KX-GP
SC1U6D3V2KX-GP
1 2
C203
C203
0.6A per ANT Rev1.1, Page3
SC4D7U6D3V3KX-GP
SC4D7U6D3V3KX-GP
1 2
C292
C292
+1.1V_RUN_VDDHT
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C275
C275
1 2
0.45A per ANT Rev1.1, Page3
SCD1U10V2KX-4GP
SC4D7U6D3V3KX-GP
SC4D7U6D3V3KX-GP
45mil Width
SC4D7U6D3V3KX-GP
SC4D7U6D3V3KX-GP
1 2
C312
C312
20mil Width
SC4D7U6D3V3KX-GP
SC4D7U6D3V3KX-GP
SC4D7U6D3V3KX-GP
SC4D7U6D3V3KX-GP
1 2
C316
C316
SCD1U10V2KX-4GP
1 2
C245
C245
+1.2V_RUN_VDDHTTX
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C331
C331
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
C287
C287
15mil Width
+1.8V_RUN
1 2
R202
R202
0R3-0-U-GP
0R3-0-U-GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C284
C284
C301
C301
1 2
1 2
+1.1V_RUN_VDDHTRX
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C243
C243
C238
C238
1 2
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C277
C277
C338
C338
1 2
1 2
+1.8V_RUN_VDDA18PCIE
C257
C257
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C328
C328
C261
C261
1 2
1 2
+1.8V_RUN_VDD18_MEM
15mil Width
C249
C249
1 2
C307
C307
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C298
C298
1 2
SC1U6D3V2KX-GP
SC1U6D3V2KX-GP
1 2
C318
C318
M16
R16
T16
H18
G19
F20
E21
D22
B23
A23
AE25
AD24
AC23
AB22
AA21
Y20
W19
V18
U17
T17
R17
P17
M17
P10
K10
M10
T10
R10
AA9
AB9
AD9
AE9
U10
AE11
AD11
J17
K16
L16
P16
J10
L10
W9
H9
Y9
F9
G9
U72E
U72E
VDDHT_1
VDDHT_2
VDDHT_3
VDDHT_4
VDDHT_5
VDDHT_6
VDDHT_7
VDDHTRX_1
VDDHTRX_2
VDDHTRX_3
VDDHTRX_4
VDDHTRX_5
VDDHTRX_6
VDDHTRX_7
VDDHTTX_1
VDDHTTX_2
VDDHTTX_3
VDDHTTX_4
VDDHTTX_5
VDDHTTX_6
VDDHTTX_7
VDDHTTX_8
VDDHTTX_9
VDDHTTX_10
VDDHTTX_11
VDDHTTX_12
VDDHTTX_13
VDDA18PCIE_1
VDDA18PCIE_2
VDDA18PCIE_3
VDDA18PCIE_4
VDDA18PCIE_5
VDDA18PCIE_6
VDDA18PCIE_7
VDDA18PCIE_8
VDDA18PCIE_9
VDDA18PCIE_10
VDDA18PCIE_11
VDDA18PCIE_12
VDDA18PCIE_13
VDDA18PCIE_14
VDDA18PCIE_15
VDD18_1
VDD18_2
VDD18_MEM1
VDD18_MEM2
RS780M-GP-U1
RS780M-GP-U1
PART 5/6
PART 5/6
VDDPCIE_1
VDDPCIE_2
VDDPCIE_3
VDDPCIE_4
VDDPCIE_5
VDDPCIE_6
VDDPCIE_7
VDDPCIE_8
VDDPCIE_9
VDDPCIE_10
VDDPCIE_11
VDDPCIE_12
VDDPCIE_13
VDDPCIE_14
VDDPCIE_15
VDDPCIE_16
VDDPCIE_17
VDDC_1
VDDC_2
VDDC_3
VDDC_4
VDDC_5
VDDC_6
VDDC_7
VDDC_8
VDDC_9
VDDC_10
VDDC_11
VDDC_12
VDDC_13
POWER
POWER
VDDC_14
VDDC_15
VDDC_16
VDDC_17
VDDC_18
VDDC_19
VDDC_20
VDDC_21
VDDC_22
VDD_MEM1
VDD_MEM2
VDD_MEM3
VDD_MEM4
VDD_MEM5
VDD_MEM6
VDD33_1
VDD33_2
A6
B6
C6
D6
E6
F6
G7
H8
J9
K9
M9
L9
P9
R9
T9
V9
U9
K12
J14
U16
J11
K15
M12
L14
L11
M13
M15
N12
N14
P11
P13
P14
R12
R15
T11
T15
U12
T14
J16
AE10
AA11
Y11
AD10
AB10
AC10
H11
H12
0.7A per ANT Rev1.1, Page3
+1.1V_RUN_VDDPCIE
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C231
C231
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C219
C219
1 2
300mil Width
SC1U6D3V2KX-GP
SC1U6D3V2KX-GP
1 2
C266
C266
7A per ANT Rev1.1, Page3
Per check list (Rev 0.02)
RS780M: 1V ~ 1.1V, check PWR team
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C296
C296
C299
C299
1 2
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C290
C290
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
C347
C347
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C278
C278
1 2
15mil Width
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
C346
C346
15mil Width
+3.3V_RUN_VDD33
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
C247
C247
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
R156
R156
0R3-0-U-GP
0R3-0-U-GP
1 2
C282
C282
SC4D7U6D3V3KX-GP
SC4D7U6D3V3KX-GP
SC1U6D3V2KX-GP
SC1U6D3V2KX-GP
1 2
C225
C225
300mil Width
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C263
C263
C305
C305
1 2
1 2
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
1 2
C321
C321
+3.3V_RUN
L14
L14
1 2
BLM21PG221SN-1GP
1 2
C267
C267
BLM21PG221SN-1GP
220 ohm @ 100MHz, 2A
+NB_VCORE
+1.1V_RUN
SC10U6D3V5KX-1GP
SC10U6D3V5KX-1GP
SC10U6D3V5KX-1GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
C288
C288
1 2
220 ohm @ 100MHz, 2A
+1.8V_RUN_MEM
SC4D7U6D3V3KX-GP
SC4D7U6D3V3KX-GP
1 2
1 2
C376
C376
C313
C313
X01
AMD schematic review 11/19.
SC10U6D3V5KX-1GP
1 2
1 2
C304
C304
C291
C291
L25
L25
1 2
BLM21PG221SN-1GP
BLM21PG221SN-1GP
+1.1V_RUN
+1.8V_RUN
W22
W24
W25
AD25
W11
W15
AC12
AA14
AB11
AB15
AB17
AB19
AE20
AB21
A25
D23
E22
G22
G24
G25
H19
L17
L22
L24
L25
M20
N22
P20
R19
R22
R24
R25
H20
U22
V19
Y21
L12
M14
N13
P12
P15
R11
R14
T12
U14
U11
U15
V12
Y18
K11
J22
U72F
U72F
VSSAHT1
VSSAHT2
VSSAHT3
VSSAHT4
VSSAHT5
VSSAHT6
VSSAHT7
VSSAHT8
VSSAHT9
VSSAHT10
VSSAHT11
VSSAHT12
VSSAHT13
VSSAHT14
VSSAHT15
VSSAHT16
VSSAHT17
VSSAHT18
VSSAHT19
VSSAHT20
VSSAHT21
VSSAHT22
VSSAHT23
VSSAHT24
VSSAHT25
VSSAHT26
VSSAHT27
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
RS780M-GP-U1
RS780M-GP-U1
PART 6/6
PART 6/6
GROUND
GROUND
VSSAPCIE1
VSSAPCIE2
VSSAPCIE3
VSSAPCIE4
VSSAPCIE5
VSSAPCIE6
VSSAPCIE7
VSSAPCIE8
VSSAPCIE9
VSSAPCIE10
VSSAPCIE11
VSSAPCIE12
VSSAPCIE13
VSSAPCIE14
VSSAPCIE15
VSSAPCIE16
VSSAPCIE17
VSSAPCIE18
VSSAPCIE19
VSSAPCIE20
VSSAPCIE21
VSSAPCIE22
VSSAPCIE23
VSSAPCIE24
VSSAPCIE25
VSSAPCIE26
VSSAPCIE27
VSSAPCIE28
VSSAPCIE29
VSSAPCIE30
VSSAPCIE31
VSSAPCIE32
VSSAPCIE33
VSSAPCIE34
VSSAPCIE35
VSSAPCIE36
VSSAPCIE37
VSSAPCIE38
VSSAPCIE39
VSSAPCIE40
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
A2
B1
D3
D5
E4
G1
G2
G4
H7
J4
R7
L1
L2
L4
L7
M6
N4
P6
R1
R2
R4
V7
U4
V8
V6
W1
W2
W4
W7
W8
Y6
AA4
AB5
AB1
AB7
AC3
AC4
AE1
AE4
AB2
AE14
D11
G8
E14
E15
J15
J12
K14
M11
L15
A A
http://hobi-elektronika.net
5
4
3
2
<Variant Name>
<Variant Name>
<Variant Name>
Wistron Corporation
Wistron Corporation
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Taipei Hsien 221, Taiwan, R.O.C.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
Date: Sheet of
ATi-RS780M_PWR&GD_(4/4)
ATi-RS780M_PWR&GD_(4/4)
ATi-RS780M_PWR&GD_(4/4)
A3
A3
A3
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
FOOSE-AMD 15.4" SB
1
16 53 Friday, January 04, 2008
16 53 Friday, January 04, 2008
16 53 Friday, January 04, 2008