YMF754 Preliminary
DS-1E
OVERVIEW
YMF754 (DS-1E) is a high performance audio controller for the PCI Bus. DS-1E consists of two separated functional blocks. One is the PCI Audio block and the other is the Legacy Audio block.
PCI Audio block provides 64-voice XG wavetable synthesizer with reverb and variation by using the software driver from YAMAHA. It also supports DirectSound hardware accelerator, Downloadable Sound (DLS) and DirectMusic accelerator.
Legacy Audio block supports FM synthesizer, Sound Blaster Pro, MPU401 UART mode and Joystick function in order to provide hardware compatibility for numerous PC games on real DOS without any software driver. DS-1E supports the connection to AC’97 which provides high quality DAC, ADC and analog mixer, and it can connect two AC’97s. In addition, it supports consumer IEC958, Digital Audio Interface (SPDIF In/Out), to connect external audio equipment by digital.
In addition to support the same functions of YMF744B (DS-1S), DS-1E adds direct recording function for SPDIF In, and realizes to use SPDIF In and Zoomed Video Port at the same time. And, DS-1E is featured with the capability of dramatically reducing power consumption at normal operation.
FEATURES
•PCI 2.2 Compliant
•PC98 / PC99 specification Compliant
•PCI Bus Power Management rev. 1.0 Compliant (Support D0, D2 and D3 state)
•Supports clock run
•PCI Bus Master for PCI Audio
True Full Duplex Playback and Capture with different Sampling Rate
Maximum 64-voice XG capital Wavetable Synthesizer including GM compatibility DirectSound Hardware Acceleration DirectMusic Hardware Acceleration Downloadable Sound (DLS) level-1
•Legacy Audio compatibility FM Synthesizer
Hardware Sound Blaster Pro compatibility MPU401 UART mode MIDI interface Joystick
•Supports PC/PCI and Distributed DMA for legacy DMAC (8237) emulation
•Supports Serialized IRQ
•Supports I 2S serial input for Zoomed Video Port
•Supports Consumer IEC958 Port (SPDIF In/Out)
•Supports direct recording function for SPDIF In
•Capability for using SPDIF In and Zoomed Video Port at the same time.
•Supports AC’97 Interface (AC-Link) Revision 2.1
•AC’97 Digital Docking
•Supports 4-Channel Speaker
•Hardware Volume Control
•EEPROM Interface
•Single Crystal operation (24.576MHz)
•Power supply: 3.3V for I/O (5V tolerant), 2.5V for Internal core logic
• 128-pin LQFP YMF754-V : 0.5mm pin pitch YMF754-R : 0.4mm pin pitch
The contents of this catalog are target specifications and are subject to change without prior notice. When using this device, please recheck the specifications.
YAMAHA CORPORATION
YMF754 CATALOG
December 18, 1998
CATALOG No.:LSI-4MF754A00
June 28, 1999
YMF754
LOGOS
GENERAL MIDI logo is a trademark of Association of Musical Electronics Industry (AMEI), and indicates GM system level 1 Compliant.
XG logo is a trademark of YAMAHA Corporation.
SONDIUS-XG logo is a trademark that Stanford University in the United States and
YAMAHA Corporation hold jointly.
Sensaura logo is a trademark of Central Research Laboratories Limited.
1.GM system level 1
GM system level 1 is a world standard format about MIDI synthesizer which provides voice arrangements and MIDI functions.
2.XG
XG is a format about MIDI synthesizer that is proposed by YAMAHA, and keeps the upper compatibility of GM system level 1. The good points are the voice arrangements kept extensively, a large number of the voices, modification of the voices, 3 kinds of effects, and so on.
3.SONDIUS-XG
Products bearing the SONDIUS-XG logo are licensed under patents of Stanford University and YAMAHA Corporation as listed on <http://www.sondius-xg.com>. The SONDIUS-XG produces acoustic sound outputs by running a virtual simulation of the actual acoustic instrument operation. Therefore, it provides much more real-world acoustic sound outputs fundamentally different from the Wavetable sound generator that simply processes the recorded acoustic sound sources only. The SONDIUS-XG adds the technology of virtual acoustic sound to the XG format.
4.Sensaura
Sensaura is a technology which provides 3D positional audio and moving effect by HRTF (Head Related Transfer Function) with 2 speakers or headphone. This feature makes it possible to enjoy invariable and unchangeable sound feelings in all-positional area covering as wide as 360 degrees.
June 28, 1999
-2-
YMF754
PIN CONFIGURATION
YMF754-V (0.5mm pin pitch)
|
|
AD27 |
AD28 |
PVSS5 |
AD29 |
AD30 |
AD31 |
REQ# GNT# PCICLK |
RST# PVSS6 |
PVDD3 |
RESERV0 |
INTA# |
CVDD2 |
RESERV1 |
GP7 |
GP6 |
GP5 |
GP4 |
GP3 |
GP2 |
GP1 |
GP0 |
TXD |
RXD |
|
|
||||||||||||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
128 |
127 |
126 |
125 |
124 |
123 |
122 |
121 |
120 |
119 |
118 |
117 |
116 |
115 |
114 |
113 |
112 |
111 |
110 |
109 |
108 |
107 |
106 |
105 |
104 |
103 |
|
|
|
||||||||||||||||||||||||||
AD26 |
|
1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
102 |
|
TEST# |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
PVDD2 |
|
2 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
101 |
|
VDD2 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
AD25 |
|
3 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
100 |
|
VSS2 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
AD24 |
|
4 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
99 |
|
VDD1 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
CBE3# |
|
5 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
98 |
|
CMCLK |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
IDSEL |
|
6 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
97 |
|
CSDO |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
AD23 |
|
7 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
96 |
|
CBCLK |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
PVSS4 |
|
8 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
95 |
|
CSDI0 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
AD22 |
|
9 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
94 |
|
CSYNC |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
AD21 |
|
10 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
93 |
|
CRST# |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
AD20 |
|
11 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
92 |
|
VDD0 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
AD19 |
|
12 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
91 |
|
VSS1 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
AD18 |
|
13 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
90 |
|
RESERV2 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
AD17 |
|
14 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
89 |
|
RESERV3 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
AD16 |
|
15 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
88 |
|
CSDI1 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
CBE2# |
|
16 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
87 |
|
DOCKEN# |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
PVSS3 |
|
17 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
86 |
|
LVSS |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
FRAME# |
|
18 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
85 |
|
XI24 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
IRDY# |
|
19 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
84 |
|
XO24 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
TRDY# |
|
20 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
83 |
|
LOOPF |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
DEVSEL# |
|
21 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
82 |
|
LVDD |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
PVDD1 |
|
22 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
81 |
|
CVDD1 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
STOP# |
|
23 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
80 |
|
ZVBCLK |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
PERR# |
|
24 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
79 |
|
ZVLRCK |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
SERR# |
|
25 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
78 |
|
ZVSDI |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
PAR |
|
26 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
77 |
|
SPDIFOUT |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
CBE1# |
|
27 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
76 |
|
SPDIFIN |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
PVSS2 |
|
28 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
75 |
|
IRQ11 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
AD15 |
|
29 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
74 |
|
IRQ10 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
AD14 |
|
30 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
73 |
|
IRQ9 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
AD13 |
|
31 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
72 |
|
IRQ7 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
AD12 |
|
32 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
71 |
|
IRQ5 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
AD11 |
|
33 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
70 |
|
GPIO2 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
AD10 |
|
34 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
69 |
|
GPIO1 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
AD9 |
|
35 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
68 |
|
GPIO0 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
AD8 |
|
36 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
67 |
|
RESERV4 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
PVSS1 |
|
37 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
66 |
|
RESERV5 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
CBE0# |
|
38 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
65 |
|
RESERV6 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
39 |
40 |
41 |
42 |
43 |
44 |
45 |
46 |
47 |
48 |
49 |
50 |
51 |
52 |
53 |
54 |
55 |
56 |
57 |
58 |
59 |
60 |
61 |
62 |
63 |
64 |
|
|
|
||||||||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
AD7 |
AD6 |
AD5 |
PVDD0 |
AD4 |
AD3 |
AD2 |
AD1 |
PVSS0 |
AD0 |
SERIRQ# |
PCGNT# |
PCREQ# |
CLKRUN# |
CVDD0 |
ROMDI |
ROMDO/VOLDW# |
ROMSK/VOLUP# |
ROMCS |
RESERV12 |
RESERV11 |
RESERV10 |
RESERV9 |
RESERV8 |
RESERV7 |
VSS0 |
|
|
128 Pin LQFP Top View
June 28, 1999
-3-
YMF754
YMF754-R (0.4mm pin pitch)
AD24
CBE3#
IDSEL
AD23
PVSS4
AD22
AD21
AD20
AD19
AD18
AD17
AD16
CBE2#
PVSS3
FRAME#
IRDY#
TRDY#
DEVSEL#
PVDD1
STOP#
PERR#
SERR#
PAR
CBE1#
PVSS2
AD15
AD14
AD13
AD12
AD11
AD10
AD9
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
AD25 |
PVDD2 |
AD26 |
AD27 |
AD28 |
PVSS5 |
AD29 |
AD30 |
AD31 |
REQ# |
GNT# |
PCICLK |
RST# |
PVSS6 |
PVDD3 |
RESERV0 |
INTA# |
CVDD2 |
RESERV1 |
GP7 |
GP6 |
GP5 |
GP4 |
GP3 |
GP2 |
GP1 |
GP0 |
TXD |
RXD |
TEST# |
VDD2 |
VSS2 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
128 |
127 |
126 |
|
125 |
124 |
123 |
122 |
121 |
120 |
119 |
118 |
117 |
116 |
115 |
114 |
113 |
112 |
111 |
110 |
109 |
108 |
107 |
106 |
105 |
104 |
103 |
102 |
101 |
100 |
99 |
98 |
97 |
33 |
34 |
35 |
36 |
37 |
38 |
39 |
40 |
41 |
42 |
43 |
44 |
45 |
46 |
47 |
48 |
49 |
50 |
51 |
52 |
53 |
54 |
55 |
56 |
57 |
58 |
59 |
60 |
61 |
62 |
63 |
64 |
||||||||||||||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
AD8 |
PVSS1 |
CBE0# |
AD7 |
AD6 |
AD5 |
PVDD0 |
AD4 |
AD3 |
AD2 |
AD1 |
PVSS0 |
AD0 |
SERIRQ# |
PCGNT# |
PCREQ# |
CLKRUN# |
CVDD0 |
ROMDI |
ROMDO/VOLDW# |
ROMSK/VOLUP# |
ROMCS |
RESERV12 |
RESERV11 |
RESERV10 |
|
RESERV9 |
RESERV8 |
RESERV7 |
VSS0 |
RESERV6 |
RESERV5 |
RESERV4 |
|||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
96 |
|
VDD1 |
|
||
95 |
|
CMCLK |
|
||
94 |
|
CSDO |
|
||
93 |
|
CBCLK |
|
||
92 |
|
CSDI0 |
|
||
91 |
|
CSYNC |
|
||
90 |
|
CRST# |
|
||
89 |
|
VDD0 |
|
||
88 |
|
VSS1 |
|
||
87 |
|
RESERV2 |
|
||
86 |
|
RESERV3 |
|
||
85 |
|
CSDI1 |
|
||
84 |
|
DOCKEN# |
|
||
83 |
|
LVSS |
|
||
82 |
|
XI24 |
|
||
81 |
|
XO24 |
|
||
80 |
|
LOOPF |
|
||
79 |
|
LVDD |
|
||
78 |
|
CVDD1 |
|
||
77 |
|
ZVBCLK |
|
||
76 |
|
ZVLRCK |
|
||
75 |
|
ZVSDI |
|
||
74 |
|
SPDIFOUT |
|
||
73 |
|
SPDIFIN |
|
||
72 |
|
IRQ11 |
|
||
71 |
|
IRQ10 |
|
||
70 |
|
IRQ9 |
|
||
69 |
|
IRQ7 |
|
||
68 |
|
IRQ5 |
|
||
67 |
|
GPIO2 |
|
||
66 |
|
GPIO1 |
|
||
65 |
|
GPIO0 |
|
||
|
|
|
128 Pin LQFP Top View
June 28, 1999
-4-
YMF754
PIN DESCRIPTION
1. PCI Bus Interface (54-pin)
Name |
I/O |
Type |
Size |
Function |
|
|
|
|
|
PCICLK |
I |
P |
- |
PCI Clock |
RST# |
I |
P |
- |
Reset |
AD[31:0] |
IO |
Ptr |
- |
Address / Data |
C/BE[3:0]# |
IO |
Ptr |
- |
Command / Byte Enable |
PAR |
IO |
Ptr |
- |
Parity |
FRAME# |
IO |
Pstr |
- |
Frame |
IRDY# |
IO |
Pstr |
- |
Initiator Ready |
TRDY# |
IO |
Pstr |
- |
Target Ready |
STOP# |
IO |
Pstr |
- |
Stop |
IDSEL |
I |
P |
- |
ID Select |
DEVSEL# |
IO |
Pstr |
- |
Device Select |
REQ# |
O |
P |
- |
PCI Bus Master Request |
GNT# |
I |
P |
- |
PCI Bus Master Grant |
PCREQ# |
O |
Ptr |
- |
PC/PCI Request |
PCGNT# |
I |
Ptr |
- |
PC/PCI Grant |
PERR# |
IO |
Pstr |
- |
Parity Error |
SERR# |
O |
Pod |
- |
System Error |
INTA# |
O |
Pod |
- |
Interrupt signal output for PCI Bus |
SERIRQ# |
IO |
Ptr |
- |
Serialized IRQ |
CLKRUN# |
IO |
Ptr |
- |
Clock Run |
2. AC’97 Interface (8-pin)
Name |
I/O |
Type |
Size |
Function |
|
|
|
|
|
CRST# |
O |
T |
6mA |
Reset signal for AC’97 |
CMCLK |
O |
C |
- |
Master Clock for AC’97 (24.576MHz) |
CBCLK |
I |
T |
- |
AC-link: Bit Clock for AC’97 audio data |
CSDO |
O |
T |
6mA |
AC-link: AC’97 Serial audio output data |
CSYNC |
O |
T |
6mA |
AC-link: AC’97 Synchronized signal |
CSDI0 |
I |
T |
- |
AC-link: AC’97 Serial audio input data (Primary) |
CSDI1 |
I |
Tup |
- |
AC-link: AC’97 Serial audio input data (Secondary) |
DOCKEN# |
I |
Tup |
- |
Secondary AC’97 Enable |
June 28, 1999
-5-
YMF754
3. External Audio Interface (5-pin)
Name |
I/O |
Type |
Size |
|
Function |
|
|
|
|
|
|
SPDIFOUT |
O |
T |
2mA |
Digital Audio Interface output |
|
SPDIFIN |
I |
Tup |
- |
Digital Audio Interface input |
|
ZVBCLK |
I |
Tup |
- |
Zoomed Video Port |
Bit Clock |
ZVLRCK |
I |
Tup |
- |
Zoomed Video Port |
L/R Clock |
ZVSDI |
I |
Tup |
- |
Zoomed Video Port |
Serial Data |
4. Legacy Device Interface (15-pin)
Name |
I/O |
Type |
Size |
Function |
|
|
|
|
|
|
|
|
|
Interrupt 5 of Legacy Audio |
IRQ5 |
O |
Ttr |
6mA |
It is directly connected to the interrupt signal of |
|
|
|
|
System I/O chip. |
IRQ7 |
O |
Ttr |
6mA |
Interrupt 7 of Legacy Audio |
IRQ9 |
O |
Ttr |
6mA |
Interrupt 9 of Legacy Audio |
IRQ10 |
O |
Ttr |
6mA |
Interrupt 10 of Legacy Audio |
IRQ11 |
O |
Ttr |
6mA |
Interrupt 11 of Legacy Audio. |
GP[3:0] |
I |
A |
- |
Joystick Port |
GP[7:4] |
I |
Tup |
- |
Joystick Port |
RXD |
I |
Tup |
- |
MIDI Data Receive |
TXD |
O |
T |
2mA |
MIDI Data Transfer |
5. Miscellaneous (11-pin)
Name |
I/O |
Type |
Size |
Function |
|
|
|
|
|
|
|
ROMCS |
O |
T |
2mA |
Chip select for external EEPROM |
|
ROMSK / VOLUP# |
IO |
Tup |
2mA |
Serial clock for external EEPROM |
|
or Hardware Volume (Up) |
|||||
|
|
|
|
||
ROMDO / VOLDW# |
IO |
Tup |
2mA |
Serial data output for external EEPROM |
|
or Hardware Volume (Down) |
|||||
|
|
|
|
||
ROMDI |
I |
Tup |
- |
Serial data input for external EEPROM |
|
XI24 |
I |
C |
- |
24.576 MHz Crystal |
|
XO24 |
O |
C |
- |
24.576 MHz Crystal |
|
LOOPF |
I |
A |
- |
Capacitor for PLL |
|
GPIO[2:0] |
IO |
Tup |
6mA |
General purpose Input / Output |
|
GPIO2 can use for a reset pin of Secondary AC’97. |
|||||
|
|
|
|
||
TEST# |
I |
Tup |
- |
LSI Test pin (Do not connect externally.) |
June 28, 1999
-6-
YMF754
6. Power Supply (22-pin)
Name |
I/O |
Type |
Size |
Function |
|
|
|
|
|
PVDD[3:0] |
- |
- |
- |
3.3V Power supply for PCI Bus Interface |
PVSS[6:0] |
- |
- |
- |
Ground for PCI Bus Interface |
CVDD[2:0] |
- |
- |
- |
2.5V Power supply for Core logic |
VDD[2:0] |
- |
- |
- |
3.3V Power supply |
VSS[2:0] |
- |
- |
- |
Ground |
LVDD |
- |
- |
- |
2.5V Power supply for PLL Filter |
LVSS |
- |
- |
- |
Ground for PLL Filter |
7. Reserve Pin (13-pin)
Name |
I/O |
Type |
Size |
Function |
|
|
|
|
|
RESERV[12:0] |
- |
- |
- |
Reserve pins (Do not connect externally.) |
TYPE
T : TTL |
A : Analog |
Ptr : Tri-State PCI |
Ttr : Tri-State TTL |
C : CMOS |
Pstr : Sustained Tri-Sate PCI |
Tup : Pull up (Max. 300kohm) TTL |
P : PCI |
Pod : Open Drain PCI |
June 28, 1999
-7-
YMF754
BLOCK DIAGRAM
EEPROM I/F |
|
|
|
GPIO |
ZV Port |
|
|
Clock Run |
SPDIF Input |
|
SPDIF |
|
|
|
|
PCI Side Band |
Legacy Audio |
|
Output |
PC/PCI |
FM Synthesizer |
|
|
|
|
||
S-IRQ |
SB Pro |
|
|
|
|
|
|
|
D-DMA Engine |
|
|
PCI |
MPU401 |
|
|
|
|
Sampling |
|
Interface |
Joystick |
|
|
|
Rate |
||
|
|
|
|
|
|
|
Converter |
|
|
|
(SRC) |
|
PCI Bus Master |
AC-link |
|
|
DMA Controller |
||
|
Interface |
||
|
|
|
|
Audio |
|
|
|
Function |
|
|
|
Config |
|
|
|
Register |
PCI Audio |
|
|
|
XG Synthesizer |
|
|
|
DirectSound |
Acc. |
|
|
Wave In/Out |
|
|
June 28, 1999
-8-
YMF754
FUNCTION OVERVIEW
1. PCI INTERFACE
DS-1E supports the PCI bus interface and complies to PCI revision 2.2.
1-1. PCI Bus Command
DS-1E supports the following PCI Bus commands.
1-1-1. Target Device Mode
C/BE[3:0]# |
|
|
Command |
|
|
|
|
|
|
0 |
0 |
0 |
0 |
Interrupt Acknowledge (not support) |
|
|
|
|
|
0 |
0 |
0 |
1 |
Special Cycle (not support) |
|
|
|
|
|
0 |
0 |
1 |
0 |
I/O Read |
|
|
|
|
|
0 |
0 |
1 |
1 |
I/O Write |
|
|
|
|
|
0 |
1 |
0 |
0 |
reserved |
|
|
|
|
|
0 |
1 |
0 |
1 |
reserved |
|
|
|
|
|
0 |
1 |
1 |
0 |
Memory Read |
|
|
|
|
|
0 |
1 |
1 |
1 |
Memory Write |
|
|
|
|
|
1 |
0 |
0 |
0 |
reserved |
|
|
|
|
|
1 |
0 |
0 |
1 |
reserved |
|
|
|
|
|
1 |
0 |
1 |
0 |
Configuration Read |
|
|
|
|
|
1 |
0 |
1 |
1 |
Configuration Write |
|
|
|
|
|
1 |
1 |
0 |
0 |
Memory Read Multiple (alias to memory read) |
|
|
|
|
|
1 |
1 |
0 |
1 |
Dual Address Cycle (not support) |
|
|
|
|
|
1 |
1 |
1 |
0 |
Memory Read Line (alias to memory read) |
|
|
|
|
|
1 |
1 |
1 |
1 |
Memory Write and Invalidate (alias to memory write) |
|
|
|
|
|
DS-1E does not assert DEVSEL# when accessed with commands that are indicated as (not supported) or reserved.
1-1-2. Master Device Mode
C/BE[3:0]# |
|
|
Command |
|
|
|
|
|
|
0 |
1 |
1 |
0 |
Memory Read |
|
|
|
|
|
0 |
1 |
1 |
1 |
Memory Write |
|
|
|
|
|
When DS-1E becomes a Master Device, it generates only memory write and read cycle commands.
June 28, 1999
-9-
YMF754
1-2. PCI Configuration Register
In addition to the Configuration Register defined by PCI Revision 2.2, DS-1E provides proprietary PCI Configuration Registers in order to control legacy audio function, such as FM Synthesizer, Sound Blaster Pro, MPU401 and Joystick. These additional registers are configured by BIOS or the configuration software from YAMAHA Corporation.
The following shows the overview of the PCI Configuration Register.
Offset |
b[31..24] |
b[23..16] |
b[15..8] |
b[7..0] |
|
|
|
|
|
00-03h |
Device ID |
Vendor ID |
||
|
|
|
||
04-07h |
Status |
Command |
||
|
|
|
|
|
08-0Bh |
Base Class Code |
Sub Class Code |
Programming IF |
Revision ID |
|
|
|
|
|
0C-0Fh |
Reserved |
Header Type |
Latency Timer |
Reserved |
10-13h |
|
PCI Audio Memory Base Address |
|
|
|
|
|||
14-17h |
Legacy Audio I/O Base Address (Dummy for SB, FM, MPU, D-DMA) |
|||
|
|
|||
18-1Bh |
Legacy Audio I/O Base Address (Dummy for Joystick) |
|||
|
|
|
|
|
1C-2Bh |
|
Reserved |
|
|
2C-2Fh |
Subsystem ID |
Subsystem Vendor ID |
||
|
|
|
|
|
30-33h |
|
Reserved |
|
|
34-37h |
|
Reserved |
|
Cap Pointer |
38-3Bh |
|
Reserved |
|
|
3C-3Fh |
Maximum Latency |
Minimum Grant |
Interrupt Pin |
Interrupt Line |
|
|
|
|
|
40-43h |
Extended Legacy Audio Control |
Legacy Audio Control |
||
|
|
|
||
44-47h |
Subsystem ID Write |
Subsystem Vendor ID Write |
||
|
|
|
||
48-4Bh |
DS-1E Power Control 1 |
DS-1E Control |
||
|
|
|
||
4C-4Fh |
DS-1E Power Control 2 |
D-DMA Slave Configuration |
||
|
|
|
|
|
50-53h |
Power Management Capabilities |
Next Item Pointer |
Capability ID |
|
|
|
|
|
|
54-57h |
Reserved |
Power Management Control / Status |
||
58-5Bh |
DS-1E Secondary AC’97 Power Control |
ACPI Mode |
||
|
|
|
|
|
5C-5Fh |
|
Reserved |
|
|
60-63h |
Sound Blaster Base Address |
FM Synthesizer Base Address |
||
|
|
|
||
64-67h |
Joystick Base Address |
MPU401 Base Address |
||
|
|
|
|
|
68-FFh |
|
Reserved |
|
|
|
|
|
|
|
Reserved registers are hardwired to “0”. All data written to these registers are discarded. The values read from these registers are all zero.
DS-1E can be accessed by using any bus width, 8-bit, 16-bit or 32-bit.
June 28, 1999
-10-
YMF754 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
00-01h: Vendor ID |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
Read Only |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
Default: 1073h |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
Access Bus Width: 8, 16, 32-bit |
|
|
|
|
|
|
|
|
|
|
|
||||||
|
b15 |
b14 |
|
b13 |
b12 |
b11 |
b10 |
b9 |
b8 |
b7 |
b6 |
b5 |
b4 |
b3 |
b2 |
b1 |
b0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Vendor ID |
|
|
|
|
|
|
|
|
|
b[15:0] ........Vendor ID |
|
|
|
|
|
|
|
|
|
|
|
|
|
This register contains the YAMAHA Vendor ID registered in Revision 2.2. This register is hardwired to
1073h.
02-03h: Device ID
Read Only
Default: 0012h
Access Bus Width: 8, 16, 32-bit
b15 |
b14 |
b13 |
b12 |
b11 |
b10 |
b9 |
b8 |
b7 |
b6 |
b5 |
b4 |
b3 |
b2 |
b1 |
b0 |
Device ID
b[15:0] ........Device ID
This register contains the Device ID of DS-1E. This register is hardwired to 0012h.
04-05h: Command
Read / Write
Default: 0000h
Access Bus Width: 8, 16, 32-bit
b15 |
b14 |
b13 |
b12 |
b11 |
b10 |
b9 |
b8 |
b7 |
b6 |
b5 |
b4 |
b3 |
b2 |
b1 |
b0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
- |
- |
- |
- |
- |
- |
- |
SER |
- |
PER |
- |
- |
- |
BME |
MS |
IOS |
b0................IOS: I/O Space
This bit is a dummy one that is capable of writing. This bit indicates for BIOS or OS that DS-1E includes I/O devices.
b1................ |
MS: Memory Space |
This bit enables DS-1E to response to Memory Space Access. “0”: DS-1E ignores Memory Space Access. (default) “1”: DS-1E responds to Memory Space Access.
b2................ |
BME: Bus Master Enable |
This bit enables DS-1E to act as a master device on the PCI bus. “0”: Do not set DS-1E to be the master device. (default) “1”: Set DS-1E to be the master device.
June 28, 1999
-11-
YMF754
b6................ |
PER: Parity Error Response |
This bit enables DS-1E responses to Parity Error.
“0”: DS-1E ignores all parity errors. (default)
“1”: DS-1E performs error operation when DS-1E detects a parity error.
b8................SER: SERR# Enable |
|
This bit enables DS-1E to drive SERR#. |
|
“0”: Do not drive SERR#. |
(default) |
“1”: Drives SERR# when DS-1E detects an Address Parity Error on normal target cycle or a Data Parity |
|
Error on special cycle. |
|
06-07h: Status
Read / Write Clear
Default: 0210h
Access Bus Width: 8, 16, 32-bit
|
b15 |
b14 |
b13 |
b12 |
b11 |
b10 |
b9 |
b8 |
|
b7 |
b6 |
b5 |
b4 |
b3 |
b2 |
b1 |
b0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
DPE |
SSE |
RMA |
RTA |
STA |
DEVT |
DPD |
|
- |
- |
- |
CAP |
- |
- |
- |
- |
|
b4................CAP: Capability |
|
(Read Only) |
|
|
|
|
|
|
|
|
This bit indicates that DS-1E supports the capability register. This bit is read only. When 58-59h : ACPI Mode register, ACPI bit is “0”, the bit is “1”. When ACPI bit is “1”, the bit is “0”.
b8................ |
DPD: Data Parity Error Detected |
This bit indicates that DS-1E detects a Data Parity Error during a PCI master cycle.
b[10:9] ........ |
DEVT: DEVSEL Timing (Read Only) |
This bit indicates that the decoding speed of DS-1E is Medium.
b11.............. |
STA: Signaled Target Abort |
This bit indicates that DS-1E terminates a transaction with Target Abort during a target cycle.
b12.............. |
RTA: Received Target Abort |
This bit indicates that a transaction is terminated with Target Abort while DS-1E is in the master memory cycle.
b13.............. |
RMA: Received Master Abort |
This bit indicates that a transaction is terminated with Master Abort while DS-1E is in the master memory cycle.
b14.............. |
SSE: Signaled System Error |
This bit indicates that DS-1E asserts SERR#.
b15.............. |
DPE: Detected Parity Error |
This bit indicates that DS-1E detects Address Parity Error or Data Parity Error during a transaction.
June 28, 1999
-12-
YMF754
08h: Revision ID
Read Only
Default: 00h
Access Bus Width: 8, 16, 32-bit
b7 |
b6 |
b5 |
b4 |
b3 |
b2 |
b1 |
b0 |
Revision ID b[7:0] ..........Revision ID
This register contains the revision number of DS-1E. This register is hardwired to 00h.
09h: Programming Interface
Read Only
Default: 00h
Access Bus Width: 8, 16, 32-bit
b7 |
b6 |
b5 |
b4 |
b3 |
b2 |
b1 |
b0 |
Programming Interface b[7:0] ..........Programming Interface
This register indicates the programming interface of DS-1E. This register is hardwired to 00h.
0Ah: Sub-class Code
Read Only
Default: 01h
Access Bus Width: 8, 16, 32-bit
b7 |
b6 |
b5 |
b4 |
b3 |
b2 |
b1 |
b0 |
|
|
|
|
|
|
|
|
|
|
|
Sub-class Code |
|
|
|
b[7:0] ..........Sub-class Code
This register indicates the sub-class of DS-1E. This register is hardwired to 01h. DS-1E belongs to the
Audio Sub-class.
0Bh: Base Class Code
Read Only
Default: 04h
Access Bus Width: 8, 16, 32-bit
|
b7 |
b6 |
|
b5 |
|
b4 |
b3 |
|
b2 |
b1 |
b0 |
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
Base Class Code |
|
|
|
|||
b[7:0] .......... |
|
Base Class Code |
|
|
|
This register indicates the base class of DS-1E. This register is hardwired to 04h. DS-1E belongs to
the Multimedia Base Class.
June 28, 1999
-13-
YMF754
0Dh: Latency Timer
Read / Write
Default: 00h
Access Bus Width: 8, 16, 32-bit
|
b7 |
b6 |
|
b5 |
b4 |
|
b3 |
b2 |
b1 |
b0 |
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
Latency Timer |
|
|
|
||
b[7:0] .......... |
|
Latency Timer |
|
|
|
|
When DS-1E becomes a Bus Master device, this register indicates the initial value of the Master Latency
Timer.
0Eh: Header Type
Read Only
Default: 00h
Access Bus Width: 8, 16, 32-bit
|
b7 |
b6 |
|
b5 |
b4 |
b3 |
b2 |
b1 |
b0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Header Type |
|
|
|
|
b[7:0] .......... |
|
Header Type |
|
|
|
|
This register indicates the device type of DS-1E. This is hardwired to 00h.
10-13h: PCI Audio Memory Base Address
Read / Write
Default: 00000000h
Access Bus Width: 8, 16, 32-bit
|
b15 |
b14 |
b13 |
b12 |
b11 |
b10 |
b9 |
b8 |
b7 |
b6 |
b5 |
b4 |
b3 |
b2 |
b1 |
b0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
MBA |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
|
b31 |
b30 |
b29 |
b28 |
b27 |
b26 |
b25 |
b24 |
b23 |
b22 |
b21 |
b20 |
b19 |
b18 |
b17 |
b16 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
MBA (higher) |
|
|
|
|
|
|
|
|
b[31:15] ......MBA: Memory Base Address |
|
|
|
|
|
|
|
|
|
This register indicates the physical Memory Base address of the PCI Audio registers in DS-1E. The base address can be located anywhere in the 32-bit address space. Data in the DS-1E register is not prefetchable.
Size of the register to be mapped into the memory space is 32,768 bytes.
June 28, 1999
-14-
YMF754
14-17h: Legacy Audio I/O Base Address (Dummy for SB, FM, MPU, D-DMA)
Read / Write
Default: 00000001h
Access Bus Width: 8, 16, 32-bit
|
b15 |
b14 |
|
b13 |
b12 |
b11 |
|
b10 |
b9 |
b8 |
b7 |
b6 |
b5 |
b4 |
b3 |
b2 |
b1 |
b0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
IOBASE0 |
|
|
|
|
- |
- |
- |
- |
- |
I/O |
||
|
b31 |
b30 |
|
b29 |
b28 |
b27 |
|
b26 |
b25 |
b24 |
b23 |
b22 |
b21 |
b20 |
b19 |
b18 |
b17 |
b16 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
- |
- |
|
- |
- |
- |
|
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
b0................IO |
|
(Read Only) |
|
|
|
|
|
|
|
|
|
|
|
This bit indicates that the base address is assigned to I/O. This bit is hardwired to “1”.
b[15:6] ........IOBASE0
This register is used so that the OS may secure I/O resources for Sound Blaster Pro, FM Synthesizer, MPU401 and D-DMA controller. Because this register is a dummy one, each for the I/O addresses of the above blocks is assigned with the I/O addresses set to 4C-4Dh and 60-65h respectively by the software driver.
18-1Bh: Legacy Audio I/O Base Address (Dummy for Joystick)
Read / Write
Default: 00000001h
Access Bus Width: 8, 16, 32-bit
|
b15 |
b14 |
|
b13 |
b12 |
b11 |
|
b10 |
b9 |
b8 |
b7 |
b6 |
b5 |
b4 |
b3 |
b2 |
b1 |
b0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
IOBASE1 |
|
|
|
|
|
|
- |
I/O |
|
|
b31 |
b30 |
|
b29 |
b28 |
b27 |
|
b26 |
b25 |
b24 |
b23 |
b22 |
b21 |
b20 |
b19 |
b18 |
b17 |
b16 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
- |
- |
|
- |
- |
- |
|
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
b0................IO |
|
(Read Only) |
|
|
|
|
|
|
|
|
|
|
|
This bit indicates that the base address is assigned to I/O. This bit is hardwired to “1”.
b[15:2] ........IOBASE1
This register is used so that the OS may secure I/O resource for the joystick port. Because this register is a dummy one, the joystick I/O address is assigned with the I/O address set to 66-67h by the software driver.
June 28, 1999
-15-
YMF754
2C-2Dh: Subsystem Vendor ID
Read Only
Default: 1073h
Access Bus Width: 8, 16, 32-bit
b15 |
b14 |
b13 |
b12 |
b11 |
b10 |
b9 |
b8 |
b7 |
b6 |
b5 |
b4 |
b3 |
b2 |
b1 |
b0 |
Subsystem Vendor ID
b[15:0] ........Subsystem Vendor ID
This register contains the Subsystem Vendor ID. In general, this ID is used to distinguish adapters or systems made by different IHVs using the same chip by the same vendor. This register is read only. To write the IHV’s Vendor ID, use 44-45h (Subsystem Vendor ID Write Register). IHVs must change this ID to their Vendor ID in the BIOS POST routine.
In case of the system such as Sound Card which BIOS can not control, this ID can be changed by connecting EEPROM externally. Then, Subsystem Vendor ID Write Register is invalid.
In case EEPROM is not externally, the default value is the YAMAHA's Vendor ID,1073h.
2E-2Fh: Subsystem ID
Read Only
Default: 0012h
Access Bus Width: 8, 16, 32-bit
b15 |
b14 |
b13 |
b12 |
b11 |
b10 |
b9 |
b8 |
b7 |
b6 |
b5 |
b4 |
b3 |
b2 |
b1 |
b0 |
Subsystem ID
b[15:0] ........Subsystem ID
This register contains the Subsystem ID. In general, this ID is used to distinguish adapters or systems made by different IHVs using the same chip by the same vendor. This register is read only. To write the IHV's Device ID, use 46-47h (Subsystem ID Write Register). IHVs must change this ID to their ID in the BIOS POST routine.
In case of the system such as Sound Card which BIOS can not control, this ID can be changed by connecting EEPROM externally. Then, Subsystem ID Write Register is invalid.
In case EEPROM is not externally, the default value is the YAMAHA's Device ID, 0012h.
34h: Capability Register Pointer
Read Only
Default: 50h
Access Bus Width: 8, 16, 32-bit
b7 |
b6 |
b5 |
b4 |
b3 |
b2 |
b1 |
b0 |
Capability Register Pointer b[7:0] ..........Capability Register Pointer
This register indicates the offset address of the Capabilities register in the PCI Configuration register when 58-59h: ACPI Mode register, ACPI bit is “0”. DS-1E provides PCI Bus Power Management registers as the capabilities. The Power Management registers are mapped to 50h - 55h in the PCI Configuration register, and this register indicates “50h”.
When ACPI bit is “1”, this register indicates “00h”.
June 28, 1999
-16-
YMF754
3Ch: Interrupt Line
Read / Write
Default: 00h
Access Bus Width: 8, 16, 32-bit
|
b7 |
b6 |
|
b5 |
b4 |
b3 |
b2 |
b1 |
b0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Interrupt Line |
|
|
|
|
b[7:0] .......... |
|
Interrupt Line |
|
|
|
|
This register indicates the interrupt channel that INTA# is assigned to.
3Dh: Interrupt Pin
Read Only
Default: 01h
Access Bus Width: 8, 16, 32-bit
b7 |
b6 |
b5 |
b4 |
b3 |
b2 |
b1 |
b0 |
Interrupt Pin b[7:0] ..........Interrupt Pin
DS-1E supports INTA# only. This register is hardwired to 01h.
3Eh: Minimum Grant
Read Only
Default: 05h
Access Bus Width: 8, 16, 32-bit
|
b7 |
b6 |
|
b5 |
b4 |
|
b3 |
b2 |
b1 |
b0 |
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
Minimum Grant |
|
|
|
||
b[7:0] .......... |
|
Minimum Grant |
|
|
|
|
This register indicates the length of the burst period required by DS-1E.
This register is hardwired to 05h.
3Fh: Maximum Latency
Read Only
Default: 19h
Access Bus Width: 8, 16, 32-bit
|
b7 |
b6 |
|
b5 |
|
b4 |
b3 |
|
b2 |
b1 |
b0 |
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
Maximum Latency |
|
|
|
|||
b[7:0] .......... |
|
Maximum Latency |
|
|
|
This register indicates how often DS-1E generates the Bus Master Request.
This register is hardwired to 19h.
June 28, 1999
-17-
YMF754
40-41h: Legacy Audio Control
Read / Write
Default: 907Fh
Access Bus Width: 8, 16, 32-bit
|
|
b15 |
b14 |
b13 |
|
b12 |
|
b11 |
b10 |
b9 |
b8 |
b7 |
b6 |
b5 |
b4 |
b3 |
b2 |
b1 |
b0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
LAD |
SIEN |
|
MPUIRQ |
|
|
SBIRQ |
|
SDMA |
I/O |
MIEN |
MEN |
JPEN |
FMEN |
SBEN |
|||
b0 |
................SBEN: Sound Blaster Enable |
|
|
|
|
|
|
|
|
|
|||||||||
|
|
This bit enables the mapping of the Sound Blaster Pro block in the I/O space specified by 62-63h: Sound |
|||||||||||||||||
|
|
Blaster Base Address register, when LAD is set to “0”. |
|
|
|
|
|
|
|
|
|||||||||
|
|
“0”: Disable the mapping of the SB block to the I/O space |
|
|
|
|
|
|
|
||||||||||
|
|
“1”: Enable the mapping of the SB block to the I/O space |
(default) |
|
|
|
|
|
|||||||||||
b1 |
................FMEN: FM Synthesizer Enable |
|
|
|
|
|
|
|
|
|
This bit enables the mapping of the FM Synthesizer block in the I/O space specified by 60-61h: FM Synthesizer Base Address register when LAD is set to “0”. FM Synthesizer registers can be accessed via SB I/O space, while the SB block is enabled, even if FMEN is set to “0”.
“0”: Disable the mapping of the FM Synthesizer block to the FMIO space
“1”: Enable the mapping of the FM Synthesizer block to the FMIO space (default) After setting FMEN to “1”, about 100 msec is necessary before accessing these I/O space.
b2 |
................JPEN: Joystick Port Enable |
|
|
|
This bit enables the mapping of the Joystick block in the I/O space specified by 66-67h: Joystick Base |
||
|
Address register, when LAD is set to “0”. |
|
|
|
“0”: Disable the mapping of the Joystick block |
|
|
|
“1”: Enable the mapping of the Joystick block |
(default) |
|
b3................ |
MEN: MPU401 Enable |
|
|
|
This bit enables the mapping of the MPU401 block in the I/O space specified by 64-65h: MPU401 Base |
||
|
Address register, when LAD is set to “0”. |
|
|
|
“0”: Disable the mapping of the MPU401 block |
|
|
|
“1”: Enable the mapping of the MPU401 block |
(default) |
|
b4................ |
MIEN: MPU401 IRQ Enable |
|
|
|
This bit enables the interrupt service of MPU401, when LAD is set to “0” and MEN is set to “1”. |
||
|
MPU401 generates an interrupt signal when it receives any kind of MIDI data from the RXD pin. |
||
|
“0”: The MPU401 block can not use the interrupt service. |
||
|
“1”: The MPU401 block can use interrupt signals determined by the MPUIRQ bits. (default) |
||
b5................ |
I/O: I/O Address Aliasing Control |
|
|
|
This bit selects the number of bits to decode for the I/O address of each block. |
||
|
“0”: 16 - bit address decode |
|
|
|
“1”: 10 - bit address decode |
(default) |
|
June 28, 1999
-18-