TEXAS INSTRUMENTS PCI1410 Technical data

Download

 

  

Data Manual

2000 PCIBus Solutions

Printed in U.S.A. 03/00

SCPS045C

PCI1410

PC Card Controllers

Data Manual

Literature Number: SCPS045C

March 2000

Printed on Recycled Paper

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK.

In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.

Contents

Section Title Page

1 Introduction 1–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

1.1 Description 1–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

1.2 Features 1–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

1.3 Related Documents 1–2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

1.4 Ordering Information 1–2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2 Terminal Descriptions 2–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3 Feature/Protocol Descriptions 3–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.1 Power Supply Sequencing 3–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2 I/O Characteristics 3–2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.3 Clamping Voltages 3–2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.4 Peripheral Component Interconnect (PCI) Interface 3–2. . . . . . . . . . . . . .

3.4.1 PCI Bus Lock (LOCK

3.4.2 Loading Subsystem Identification 3–3. . . . . . . . . . . . . . . . . . . . .

3.5 PC Card Applications 3–3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.5.1 PC Card Insertion/Removal and Recognition 3–3. . . . . . . . . . .

3.5.2 P

3.5.3 Zoomed Video Support 3–5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.5.4 Ultra Zoomed Video 3–6. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.5.5 Internal Ring Oscillator 3–6. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.5.6 Integrated Pullup Resistors For PC Card Interface 3–7. . . . . .

3.5.7 SPKROUT and CAUDPWM Usage 3–7. . . . . . . . . . . . . . . . . . .

3.5.8 LED Socket Activity Indicators 3–8. . . . . . . . . . . . . . . . . . . . . . . .

3.5.9 PC Card-16 Distributed DMA Support 3–8. . . . . . . . . . . . . . . . .

3.5.10 PC Card-16 PC/PCI DMA 3–10. . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.5.11 CardBus Socket Registers 3–10. . . . . . . . . . . . . . . . . . . . . . . . . . .

3.6 Serial Bus Interface 3–11. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.6.1 Serial Bus Interface Implementation 3–11. . . . . . . . . . . . . . . . . . .

3.6.2 Serial Bus Interface Protocol 3–11. . . . . . . . . . . . . . . . . . . . . . . . .

3.6.3 Serial Bus EEPROM Application 3–13. . . . . . . . . . . . . . . . . . . . . .

3.6.4 Accessing Serial Bus Devices Through Software 3–14. . . . . . . .

3.7 Programmable Interrupt Subsystem 3–15. . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.7.1 PC Card Functional and Card Status Change Interrupts 3–15.

3.7.2 Interrupt Masks and Flags 3–17. . . . . . . . . . . . . . . . . . . . . . . . . . .

3.7.3 Using Parallel IRQ Interrupts 3–17. . . . . . . . . . . . . . . . . . . . . . . . .

3.7.4 Using Parallel PCI Interrupts 3–18. . . . . . . . . . . . . . . . . . . . . . . . .

C Power-Switch Interface (TPS2211) 3–4. . . . . . . . . . . . . . .

)3–2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

iii

3.7.5 Using Serialized IRQSER Interrupts 3–18. . . . . . . . . . . . . . . . . . .

3.7.6 SMI Support in the PCI1410 3–18. . . . . . . . . . . . . . . . . . . . . . . . . .

3.8 Power Management Overview 3–19. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.8.1 Clock Run Protocol 3–19. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.8.2 CardBus PC Card Power Management 3–19. . . . . . . . . . . . . . . .

3.8.3 16-Bit PC Card Power Management 3–19. . . . . . . . . . . . . . . . . . .

3.8.4 Suspend Mode 3–20. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.8.5 Requirements for Suspend Mode 3–21. . . . . . . . . . . . . . . . . . . . .

3.8.6 Ring Indicate 3–21. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.8.7 PCI Power Management 3–22. . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.8.8 CardBus Bridge Power Management 3–23. . . . . . . . . . . . . . . . . .

3.8.9 ACPI Support 3–23. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.8.10 Master List of PME

Context Bits and

Global Reset Only Bits 3–24. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4 PC Card Controller Programming Model 4–1. . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.1 PCI Configuration Registers 4–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.2 Vendor ID Register 4–2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.3 Device ID Register 4–2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.4 Command Register 4–3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.5 Status Register 4–4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.6 Revision ID Register 4–5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.7 PCI Class Code Register 4–5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.8 Cache Line Size Register 4–5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.9 Latency Timer Register 4–6. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.10 Header Type Register 4–6. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.11 BIST Register 4–6. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.12 CardBus Socket/ExCA Base-Address Register 4–7. . . . . . . . . . . . . . . . . .

4.13 Capability Pointer Register 4–7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.14 Secondary Status Register 4–8. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.15 PCI Bus Number Register 4–9. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.16 CardBus Bus Number Register 4–9. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.17 Subordinate Bus Number Register 4–9. . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.18 CardBus Latency Timer Register 4–10. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.19 Memory Base Registers 0, 1 4–10. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.20 Memory Limit Registers 0, 1 4–11. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.21 I/O Base Registers 0, 1 4–11. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.22 I/O Limit Registers 0, 1 4–12. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.23 Interrupt Line Register 4–12. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.24 Interrupt Pin Register 4–13. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.25 Bridge Control Register 4–14. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.26 Subsystem Vendor ID Register 4–15. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.27 Subsystem ID Register 4–15. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.28 PC Card 16-bit I/F Legacy-Mode Base-Address Register 4–15. . . . . . . . .

4.29 System Control Register 4–16. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.30 Multifunction Routing Register 4–19. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.31 Retry Status Register 4–20. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.32 Card Control Register 4–21. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.33 Device Control Register 4–22. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.34 Diagnostic Register 4–23. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.35 Socket DMA Register 0 4–24. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.36 Socket DMA Register 1 4–25. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.37 Capability ID Register 4–26. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.38 Next-Item Pointer Register 4–26. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.39 Power Management Capabilities Register 4–27. . . . . . . . . . . . . . . . . . . . . .

4.40 Power Management Control/Status Register 4–28. . . . . . . . . . . . . . . . . . . .

4.41 Power Management Control/Status Bridge Support Extensions

4.42 Power Management Data Register 4–29. . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.43 General-Purpose Event Status Register 4–30. . . . . . . . . . . . . . . . . . . . . . . .

4.44 General-Purpose Event Enable Register 4–31. . . . . . . . . . . . . . . . . . . . . . .

4.45 General-Purpose Input Register 4–32. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.46 General-Purpose Output Register 4–33. . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.47 Serial Bus Data Register 4–33. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.48 Serial Bus Index Register 4–34. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.49 Serial Bus Slave Address Register 4–34. . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4.50 Serial Bus Control and Status Register 4–35. . . . . . . . . . . . . . . . . . . . . . . . .

5 ExCA Compatibility Registers 5–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

5.1 ExCA Identification and Revision Register 5–4. . . . . . . . . . . . . . . . . . . . . .

5.2 ExCA Interface Status Register 5–5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

5.3 ExCA Power Control Register 5–6. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

5.4 ExCA Interrupt and General Control Register 5–8. . . . . . . . . . . . . . . . . . .

5.5 ExCA Card Status-Change Register 5–9. . . . . . . . . . . . . . . . . . . . . . . . . . .

5.6 ExCA Card Status-Change-Interrupt Configuration Register 5–10. . . . . . .

5.7 ExCA Address Window Enable Register 5–11. . . . . . . . . . . . . . . . . . . . . . . .

5.8 ExCA I/O Window Control Register 5–12. . . . . . . . . . . . . . . . . . . . . . . . . . . .

5.9 ExCA I/O Windows 0 and 1 Start-Address Low-Byte Registers 5–13. . . .

5.10 ExCA I/O Windows 0 and 1 Start-Address High-Byte Registers 5–13. . . .

5.11 ExCA I/O Windows 0 and 1 End-Address Low-Byte Registers 5–14. . . . .

5.12 ExCA I/O Windows 0 and 1 End-Address High-Byte Registers 5–14. . . .

5.13 ExCA Memory Windows 0–4 Start-Address Low-Byte Registers 5–15. . .

5.14 ExCA Memory Windows 0–4 Start-Address High-Byte Registers 5–16. . .

5.15 ExCA Memory Windows 0–4 End-Address Low-Byte Registers 5–17. . . .

5.16 ExCA Memory Windows 0–4 End-Address High-Byte Registers 5–18. . .

5.17 ExCA Memory Windows 0–4 Offset-Address Low-Byte Registers 5–19. .

5.18 ExCA Memory Windows 0–4 Offset-Address High-Byte Registers 5–20.

5.19 ExCA Card Detect and General Control Register 5–21. . . . . . . . . . . . . . . .

5.20 ExCA Global Control Register 5–22. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

5.21 ExCA I/O Windows 0 and 1 Offset-Address Low-Byte Registers 5–23. . .

5.22 ExCA I/O Windows 0 and 1 Offset-Address High-Byte Registers 5–23. . .

5.23 ExCA Memory Windows 0–4 Page Register 5–24. . . . . . . . . . . . . . . . . . . .

6 CardBus Socket Registers 6–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6.1 Socket Event Register 6–2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6.2 Socket Mask Register 6–3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6.3 Socket Present State Register 6–4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6.4 Socket Force Event Register 6–6. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6.5 Socket Control Register 6–8. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6.6 Socket Power Management Register 6–9. . . . . . . . . . . . . . . . . . . . . . . . . . .

7 Distributed DMA (DDMA) Registers 7–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7.1 DDMA Current Address/Base-Address Register 7–1. . . . . . . . . . . . . . . . .

7.2 DDMA Page Register 7–2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7.3 DDMA Current Count/Base Count Register 7–2. . . . . . . . . . . . . . . . . . . . .

7.4 DDMA Command Register 7–3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7.5 DDMA Status Register 7–3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7.6 DDMA Request Register 7–4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7.7 DDMA Mode Register 7–4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7.8 DDMA Master Clear Register 7–5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7.9 DDMA Multichannel/Mask Register 7–5. . . . . . . . . . . . . . . . . . . . . . . . . . . .

8 Electrical Characteristics 8–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

8.1 Absolute Maximum Ratings Over Operating

Temperature Ranges 8–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

8.2 Recommended Operating Conditions 8–2. . . . . . . . . . . . . . . . . . . . . . . . . .

8.3 Electrical Characteristics Over Recommended

Operating Conditions 8–3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

8.4 PCI Clock/Reset Timing Requirements Over Recommended Ranges of Supply Voltage and Operating Free-Air Temperature 8–4. . .

8.5 PCI Timing Requirements Over Recommended Ranges

of Supply Voltage and Operating Free-Air Temperature 8–4. . . . . . . . . . .

8.6 PC Card Cycle Timing 8–4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

9 Mechanical Information 9–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

List of Illustrations

Figure Title Page

2–1 PCI-to-CardBus Terminal Diagram 2–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2–2 PCI-to-PC Card (16-Bit) Terminal Diagram 2–2. . . . . . . . . . . . . . . . . . . . . . . . . . .

2–3 GGU Package Terminal Diagram 2–3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2–4 GHK Package Terminal Diagram 2–3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–1 PCI1410 Simplified Block Diagram 3–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–2 3-State Bidirectional Buffer 3–2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–3 TPS2211 Terminal Assignments 3–4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–4 TPS2211 Typical Application 3–5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–5 Zoomed Video Implementation Using PCI1410 3–5. . . . . . . . . . . . . . . . . . . . . . .

3–6 Zoomed Video Switching Application 3–6. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–7 Sample Application of SPKROUT and CAUDPWM 3–8. . . . . . . . . . . . . . . . . . . .

3–8 Two Sample LED Circuits 3–8. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–9 Serial EEPROM Application 3–11. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–10 Serial Bus Start/Stop Conditions and Bit Transfers 3–12. . . . . . . . . . . . . . . . . . .

3–11 Serial Bus Protocol Acknowledge 3–12. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–12 Serial Bus Protocol – Byte Write 3–13. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–13 Serial Bus Protocol – Byte Read 3–13. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–14 EEPROM Interface Doubleword Data Collection 3–13. . . . . . . . . . . . . . . . . . . . .

3–15 EEPROM Data Format 3–14. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–16 IRQ Implementation 3–18. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–17 Suspend Logic Diagram 3–20. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–18 Signal Diagram of Suspend Function 3–21. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–19 RI_OUT

3–20 Block Diagram of a Status/Enable Cell 3–24. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

5–1 ExCA Register Access Through I/O 5–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

5–2 ExCA Register Access Through Memory 5–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6–1 Accessing CardBus Socket Registers Through PCI Memory 6–1. . . . . . . . . . . .

Functional Diagram 3–22. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

vii

List of Tables

Table Title Page

2–1 CardBus and 16-Bit PC Card Signal Names by GGU Terminal Number 2–4. . 2–2 CardBus and 16-Bit PC Card Signal Names by PGE Terminal Number 2–5. . . 2–3 CardBus and 16-Bit PC Card Signal Names by GHK Terminal Number 2–6. . . 2–4 CardBus PC Card Signal Names Sorted Alphabetically to

GGU/PGE/GHK Terminal Number 2–8. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2–5 16-Bit PC Card Signal Names Sorted Alphabetically to

GGU/PGE/GHK Terminal Number 2–10. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2–6 Power Supply Terminals 2–12. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2–7 PC Card Power Switch Terminals 2–12. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2–8 PCI System Terminals 2–12. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2–9 PCI Address and Data Terminals 2–13. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2–10 PCI Interface Control Terminals 2–14. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2–11 Multifunction and Miscellaneous Terminals 2–15. . . . . . . . . . . . . . . . . . . . . . . . . .

2–12 16-Bit PC Card Address and Data Terminals 2–16. . . . . . . . . . . . . . . . . . . . . . . .

2–13 16-Bit PC Card Interface Control Terminals 2–17. . . . . . . . . . . . . . . . . . . . . . . . . .

2–14 CardBus PC Card Interface System Terminals 2–18. . . . . . . . . . . . . . . . . . . . . . .

2–15 CardBus PC Card Address and Data Terminals 2–19. . . . . . . . . . . . . . . . . . . . . .

2–16 CardBus PC Card Interface Control Terminals 2–20. . . . . . . . . . . . . . . . . . . . . . .

3–1 PC Card Card-Detect and Voltage-Sense Connections 3–4. . . . . . . . . . . . . . . .

3–2 Distributed DMA Registers 3–9. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–3 PC/PCI Channel Assignments 3–10. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–4 I/O Addresses Used for PC/PCI DMA 3–10. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–5 CardBus Socket Registers 3–11. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–6 Registers and Bits Loadable Through Serial EEPROM 3–13. . . . . . . . . . . . . . . . .

3–7 PCI1410 Registers Used to Program Serial Bus Devices 3–14. . . . . . . . . . . . . . .

3–8 Interrupt Mask and Flag Registers 3–16. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–9 PC Card Interrupt Events and Description 3–16. . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–10 SMI Control 3–18. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3–11 Power Management Registers 3–23. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–1 PCI Configuration Registers 4–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–2 Bit Field Access Tag Descriptions 4–2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–3 Command Register 4–3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–4 Status Register 4–4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–5 Secondary Status Register 4–8. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–6 Bridge Control Register 4–14. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–7 System Control Register 4–17. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–8 Multifunction Routing Register 4–19. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–9 Retry Status Register 4–20. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

viii

4–10 Card Control Register 4–21. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–11 Device Control Register 4–22. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–12 Diagnostic Register 4–23. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–13 Socket DMA Register 0 4–24. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–14 Socket DMA Register 1 4–25. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–15 Power Management Capabilities Register 4–27. . . . . . . . . . . . . . . . . . . . . . . . . . .

4–16 Power Management Control/Status Register 4–28. . . . . . . . . . . . . . . . . . . . . . . .

4–17 Power Management Control/Status Bridge Support

Extensions Register 4–29. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–18 General-Purpose Event Status Register 4–30. . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–19 General-Purpose Event Enable Register 4–31. . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–20 General-Purpose Input Register 4–32. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–21 General-Purpose Output Register 4–33. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–22 Serial Bus Data Register 4–33. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–23 Serial Bus Index Register 4–34. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–24 Serial Bus Slave Address Register 4–34. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4–25 Serial Bus Control and Status Register 4–35. . . . . . . . . . . . . . . . . . . . . . . . . . . . .

5–1 ExCA Registers and Offsets 5–2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

5–2 ExCA Identification and Revision Register 5–4. . . . . . . . . . . . . . . . . . . . . . . . . . . .

5–3 ExCA Interface Status Register 5–5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

5–4 ExCA Power Control Register 82365SL Support 5–6. . . . . . . . . . . . . . . . . . . . . .

5–5 ExCA Power Control Register 82365SL-DF Support 5–7. . . . . . . . . . . . . . . . . . .

5–6 ExCA Interrupt and General Control Register 5–8. . . . . . . . . . . . . . . . . . . . . . . . .

5–7 ExCA Card Status-Change Register 5–9. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

5–8 ExCA Card Status-Change-Interrupt Configuration Register 5–10. . . . . . . . . . . .

5–9 ExCA Address Window Enable Register 5–11. . . . . . . . . . . . . . . . . . . . . . . . . . . . .

5–10 ExCA I/O Window Control Register 5–12. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

5–11 ExCA Memory Windows 0–4 Start-Address High-Byte Registers 5–16. . . . . . .

5–12 ExCA Memory Windows 0–4 End-Address High-Byte Registers 5–18. . . . . . . .

5–13 ExCA Memory Windows 0–4 Offset-Address High-Byte Registers 5–20. . . . . .

5–14 ExCA Card Detect and General Control Register 5–21. . . . . . . . . . . . . . . . . . . . .

5–15 ExCA Global Control Register 5–22. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6–1 CardBus Socket Registers 6–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6–2 Socket Event Register 6–2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6–3 Socket Mask Register 6–3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6–4 Socket Present State Register 6–4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6–5 Socket Force Event Register 6–7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6–6 Socket Control Register 6–8. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6–7 Socket Power Management Register 6–9. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7–1 Distributed DMA Registers 7–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7–2 DDMA Command Register 7–3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7–3 DDMA Status Register 7–3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7–4 DDMA Mode Register 7–4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7–5 DDMA Multichannel/Mask Register 7–5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

1 Introduction

1.1 Description

The TI PCI1410 is a high-performance PCI-to-PC Card controller that supports a single PC Card socket compliant with the 1997 PC Card Standard. The PCI1410 provides features that make it the best choice for bridging between PCI and PC Cards in both notebook and desktop computers. The 1997 PC Card Standard retains the 16-bit PC Card specification defined in PCI Local Bus Specification and defines the new 32-bit PC Card, CardBus, capable of full 32-bit data transfers at 33 MHz. The PCI1410 supports both 16-bit and CardBus PC Cards, powered at 5 V or 3.3 V, as required.

The PCI1410 is compliant with the PCI Local Bus Specification, and its PCI interface can act as either a PCI master device or a PCI slave device. The PCI bus mastering is initiated during 16-bit PC Card DMA transfers or CardBus PC Card bridging transactions. The PCI1410 is also compliant with the latest PCI Bus Power Management Interface Specification and PCI Bus Power Management Interface Specification for PCI to CardBus Bridges.

All card signals are internally buffered to allow hot insertion and removal without external buffering. The PCI1410 is register compatible with the Intel 82365SL-DF and 82365SL ExCA controllers. The PCI1410 internal data path logic allows the host to access 8-, 16-, and 32-bit cards using full 32-bit PCI cycles for maximum performance. Independent buffering and a pipeline architecture provide an unsurpassed performance level with sustained bursting. The PCI1410 can also be programmed to accept fast posted writes to improve system-bus utilization.

Multiple system-interrupt signaling options are provided, including: parallel PCI, parallel ISA, serialized ISA, and serialized PCI. Furthermore, general-purpose inputs and outputs are provided for the board designer to implement sideband functions. Many other features designed into the PCI1410, such as socket activity light-emitting diode (LED) outputs, are discussed in detail throughout the design specification.

An advanced complementary metal-oxide semiconductor (CMOS) process achieves low system power consumption while operating at PCI clock rates up to 33 MHz. Several low-power modes enable the host power management system to further reduce power consumption.

1.2 Features

The PCI1410 supports the following features:

• Ability to wake from D3

• Fully compatible with the Intel 430TX (Mobile Triton II) chipset

• A 144-terminal low-profile QFP (PGE), 144-terminal MicroStar BGA ball grid array (GGU) package, or 209-terminal MicroStar BGA (GHK) package

• 3.3-V core logic with universal PCI interfaces compatible with 3.3-V and 5-V PCI signaling environments

• Mix-and-match 5-V/3.3-V 16-bit PC Cards and 3.3-V CardBus Cards

• Single PC Card or CardBus slot with hot insertion and removal

• Burst transfers to maximize data throughput on the PCI bus and the CardBus bus

• Parallel PCI interrupts, parallel ISA IRQ and parallel PCI interrupts, serial ISA IRQ with parallel PCI

interrupts, and serial ISA IRQ and PCI interrupts

TI is a trademark of Texas Instruments. MicroStar BGA is a trademark of Texas Instruments. Intel is a trademark of Intel Corporation. Other trademarks are the property of their respective owners.

and D3

hot

cold

1–1

• Serial EEPROM interface for loading subsystem ID and subsystem vendor ID

• Pipelined architecture allows greater than 130-Mbps sustained throughput from CardBus to PCI and from

PCI to CardBus

• Interface to parallel single-slot PC Card power interface switches like the TI TPS2211

• Up to five general-purpose I/Os

• Programmable output select for CLKRUN

• Five PCI memory windows and two I/O windows available to the 16-bit PC Card socket

• Two I/O windows and two memory windows available to the CardBus socket

• Exchangeable card architecture (ExCA) compatible registers are mapped in memory and I/O space

• Intel 82365SL-DF and 82365SL register compatible

• Distributed DMA (DDMA) and PC/PCI DMA

• 16-Bit DMA on the PC Card socket

• Ring indicate, SUSPEND

, PCI CLKRUN, and CardBus CCLKRUN

• Socket activity LED pins

• PCI bus lock (LOCK)

• Advanced submicron, low-power CMOS technology

• Internal ring oscillator

1.3 Related Documents

• Advanced Configuration and Power Interface (ACPI) Specification (Revision 2.0)

• PCI Bus Power Management Interface Specification (Revision 1.1)

• PCI Bus Power Management Interface Specification for PCI to CardBus Bridges (Revision 0.6)

• PCI Local Bus Specification (Revision 2.2)

• PCI Mobile Design Guide (Revision 1.0)

• PCI14xx Implementation Guide for D3 Wake-Up

• 1997 PC Card Standard

• PC 98

• PC 99

• Serialized IRQ Support for PCI Systems (Revision 6)

1.4 Ordering Information

ORDERING NUMBER NAME VOLTAGE PACKAGE

PCI1410 PC Card Controller 3.3-V, 5-V tolerant I/Os 144-terminal LQFP

144-terminal PBGA 209-terminal PBGA

1–2

2 Terminal Descriptions

The PCI1410 is packaged in either a 144-terminal GGU MicroStar BGA or a 144-terminal PGE package. It is also packaged in a 209-terminal GHK MicroStar BGA that is pin compatible with the TI PCI4410. The PCI4410 is a single-socket CardBus bridge with integrated OHCI link. Figure 2–1 is a PGE-package terminal diagram showing PCI-to-CardBus signal names, and Figure 2–2 is a PGE-package terminal diagram showing PCI-to-PC Card signal names. Figure 2–3 and Figure 2–4 are terminal diagrams for the GGU and GHK packages, respectively.

CTRDY

CIRDY

CFRAME

CC/BE2

CAD17

GND CAD18 CAD19

CVS2

CAD20

CRST

CAD21 CAD22

CREQ

CAD23

CC/BE3

CCCB CAD24 CAD25

CAD26

GND

CVS1

CINT

CSERR

CAUDIO

CSTSCHG CCLKRUN

CCD2

CAD27 CAD28 CAD29 CAD30

CRSVD

CAD31

PGE LOW-PROFILE QUAD FLAT PACKAGE

(TOP VIEW)

CSTOP

105

104

CBLOCK

CPERR

102

103

CPAR

101

CC/BE1

CRSVD

100

CAD16

CAD15

CAD14

GND

CAD12

CCLK

CGNT

CDEVSEL

106

107

108 109 110

111 112 113 114 115 116 117 118 119 120 121 122

123 124

125 126

127 128 129 130

131 132 133 134 135 136 137 138 139 140 141 142 143 144

1234567891011121314151617181920212223242526272829303132333435

CAD11

CAD13

CCCB

CAD10

CAD9

CC/BE0

CAD8

CRSVD

CAD7

CAD6

CAD5

CAD4

CAD3

GND

CAD1

CAD2

CAD0

CCD1

VCCD0

VCCD1

72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37

VPPD1 VPPD0

SUSPEND MFUNC6 MFUNC5 MFUNC4

GRST MFUNC3 MFUNC2 V

CCI

SPKROUT MFUNC1

MFUNC0 RI_OUT/PME GND AD0 AD1 AD2 AD3 AD4 AD5 AD6AD6

AD7 C/BE0 AD8 AD9 AD10 V

CCP AD11 GND AD12 AD13 AD14 AD15

C/BE1

REQ

GNT

AD31

AD30

GND

AD29

AD28

AD27

AD26

AD25

AD24

C/BE3

IDSEL

AD22

AD23

AD21

CCP

AD20

PCLK

PRST

GND

AD19

AD18

Figure 2–1. PCI-to-CardBus Terminal Diagram

AD17

AD16

C/BE2

FRAME

IRDY

TRDY

DEVSEL

STOP

PERR

SERR

PAR

2–1

PGE LOW-PROFILE QUAD FLAT PACKAGE

(TOP VIEW)

ADDR22

ADDR15 ADDR23 ADDR12 ADDR24

GND

ADDR7

ADDR25

VS2

ADDR6

RESET ADDR5 ADDR4

INPACK

ADDR3

REG

CCCB ADDR2 ADDR1 ADDR0

GND

VS1

READY(IREQ

WAIT

BVD2(SPKR

BVD1(STSCHG/RI)

WP(IOIS16)

CD2

CC DATA0 DATA8 DATA1 DATA9 DATA2

DATA10

ADDR16

ADDR21

106

107

108 109 110

111 112 113 114

115 116 117 118

119 120 121 122 123 124 125 126 127 128 129 130 131 132

)

133 134

)

135 136 137 138 139 140 141 142 143 144

1234567891011121314151617181920212223242526272829303132333435

ADDR19

ADDR20

ADDR14

103

104

105

102

101

ADDR8

ADDR18

ADDR13

100

ADDR9

ADDR17

ADDR11

IOWR

GND

IORD

CE2

CCCB

DATA15

ADDR10

CE1

DATA7

DATA3

72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53

52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37

VPPD1 VPPD0

SUSPEND MFUNC6 MFUNC5 MFUNC4

GRST MFUNC3 MFUNC2 V

CCI

SPKROUT MFUNC1

MFUNC0 RI_OUT/PME GND AD0 AD1 AD2 AD3 AD4 AD5 AD6AD6

AD7 C/BE0 AD8 AD9 AD10 V

CCP AD11 GND AD12 AD13 AD14 AD15

C/BE1

VCCD0

VCCD1

CD1

DATA11

GND

DATA4

DATA12

DATA5

DATA13

DATA6

DATA14

2–2

REQ

GNT

AD31

AD30

GND

AD29

AD28

AD27

AD26

AD25

AD24

C/BE3

IDSEL

AD22

AD23

AD21

CCP

AD20

PCLK

PRST

GND

AD19

AD18

AD17

AD16

C/BE2

FRAME

Figure 2–2. PCI-to-PC Card (16-Bit) Terminal Diagram

IRDY

TRDY

DEVSEL

STOP

PERR

SERR

PAR

N M L K J H G F E D C B A

42 3

12 1310 118967

Figure 2–3. GGU Package Terminal Diagram

W V U T R P N M L K J H G F E D C B A

13141511

810

1917

Figure 2–4. GHK Package Terminal Diagram

Table 2–1 shows the terminal assignments for the 144-terminal GGU CardBus and 16-bit PC Card signal names. Table 2–2 shows the terminal assignments for the 144-terminal PGE CardBus and 16-bit PC Card signal names. Table 2–3 shows the terminal assignments for the 209-terminal GHK CardBus and 16-bit PC Card signal names. Table 2–4 shows the CardBus PC Card signal names sorted alphabetically to the GGU/PGE/GHK terminal numbers. Table 2–5 shows the 16-bit PC Card signal names sorted alphabetically to the GGU/PGE/GHK terminal numbers.

2–3

Table 2–1. CardBus and 16-Bit PC Card Signal Names by GGU Terminal Number

TERM.

NO.

A1 REQ REQ A2 CRSVD

A3 CAD28 A4 CCD2 A5 CSERR

A6 CAD26 A7 V A8 CAD23

A9 CAD21

A10 CAD19 A11 CC/BE2 A12 CIRDY A13 CTRDY

B1 GNT B2 CAD31 B3 CAD29 B4 V B5 CAUDIO

B6 GND B7 CC/BE3 B8 CREQ

B9 CRST B10 CAD18 B11 CFRAME B12 CCLK B13 CDEVSEL

C1 AD30

C2 AD31

C3 CAD30

C4 CAD27

C5 CSTSCHG

C6 CVS1

C7 CAD24

C8 V

C9 CAD20 C10 GND

SIGNAL NAME

CARD

BUS

CCCB

16-BIT

DATA2 DATA8 CD2 WAIT

ADDR0 V

CCCB

ADDR3

ADDR5

ADDR25 ADDR12 ADDR15 ADDR22 GNT DATA10 DATA1 V

BVD2 (SPKR

) GND REG INPACK RESET ADDR7 ADDR23 ADDR16 ADDR21 AD30 AD31 DATA9 DATA0 BVD1

(STSCHG VS1 ADDR2 V

ADDR6 GND

TERM.

NO.

C11 CGNT WE G10 CAD11 OE L4 GND GND C12 CSTOP ADDR20 G11 CAD10 CE2 L5 AD9 AD9 C13 CPERR ADDR14 G12 CAD9 ADDR10 L6 V

D1 AD27 AD27 G13 V D2 AD28 AD28 H1 PCLK PCLK L8 RI_OUT/

D3 GND GND H2 GND GND L9 V D4 AD29 AD29 H3 AD19 AD19 L10 MFUNC4 MFUNC4 D5 CCLKRUN WP

D6 CINT READY

D7 CAD25 ADDR1 H11 V D8 CAD22 ADDR4 H12 CAD8 DATA15 M1 SERR SERR

D9 CVS2 VS2 H13 CC/BE0 CE1 M2 PAR PAR D10 CAD17 ADDR24 J1 AD17 AD17 M3 AD14 AD14 D11 CBLOCK ADDR19 J2 AD16 AD16 M4 AD11 AD11 D12 V D13 CPAR ADDR13 J4 FRAME FRAME M6 AD6 AD6

E1 C/BE3 C/BE3 J10 CAD3 DATA5 M7 AD4 AD4

E2 AD24 AD24 J11 CAD6 DATA13 M8 GND GND

E3 AD25 AD25 J12 CAD5 DATA6 M9 SPKROUT SPKROUT

E4 AD26 AD26 J13 CRSVD DATA14 M10 GRST GRST E10 CRSVD ADDR18 K1 IRDY IRDY M11 MFUNC6 MFUNC6

E11 CC/BE1 ADDR8 K2 V E12 CAD16 ADDR17 K3 TRDY TRDY M13 VCCD1 VCCD1 E13 CAD14 ADDR9 K4 AD12 AD12 N1 C/BE1 C/BE1

F1 AD22 AD22 K5 AD10 AD10 N2 AD15 AD15 F2 AD23 AD23 K6 AD7 AD7 N3 AD13 AD13 F3 V

F4 IDSEL IDSEL K8 MFUNC0 MFUNC0 N5 C/BE0 C/BE0 F10 CAD15 IOWR K9 MFUNC2 MFUNC2 N6 AD5 AD5 F11 CAD12 ADDR11 K10 CAD2 DATA11 N7 AD3 AD3 F12 GND GND K11 GND GND N8 AD0 AD0

/RI)

F13 CAD13 IORD K12 CAD1 DATA4 N9 MFUNC1 MFUNC1

G1 V

G2 AD21 AD21 L1 DEVSEL DEVSEL N11 MFUNC5 MFUNC5

G3 AD20 AD20 L2 STOP STOP N12 VPPD0 VPPD0

G4 PRST PRST L3 PERR PERR N13 VCCD0 VCCD0

SIGNAL NAME

CARD

BUS

CCP

16-BIT

(IOIS16

(IREQ

CCP

TERM.

NO.

H4 AD18 AD18 L11 SUSPEND SUSPEND

)

H10 CAD7 DATA7 L12 CCD1 CD1

)

J3 C/BE2 C/BE2 M5 AD8 AD8

K7 AD1 AD1 N4 V

K13 CAD4 DATA12 N10 MFUNC3 MFUNC3

SIGNAL NAME

CARD

BUS

CCCB

16-BIT

CCCB

TERM.

NO.

L7 AD2 AD2

L13 CAD0 DATA3

M12 VPPD1 VPPD1

SIGNAL NAME

CARD

BUS

PME

CCI

CCP

16-BIT

RI_OUT/ PME

CCI

CCP

2–4

Table 2–2. CardBus and 16-Bit PC Card Signal Names by PGE Terminal Number

TERM.

NO.

1 REQ 2 GNT GNT 38 AD15 AD15 74 VCCD1 VCCD1 110 CIRDY ADDR15 3 AD31 AD31 39 AD14 AD14 75 CCD1 CD1 111 CFRAME ADDR23 4 AD30 AD30 40 AD13 AD13 76 CAD0 DATA3 112 CC/BE2 ADDR12 5 AD29 AD29 41 AD12 AD12 77 CAD2 DATA11 113 CAD17 ADDR24 6 GND GND 42 GND GND 78 GND GND 114 GND GND 7 AD28 AD28 43 AD11 AD11 79 CAD1 DATA4 115 CAD18 ADDR7 8 AD27 AD27 44 V

9 AD26 AD26 45 AD10 AD10 81 CAD3 DATA5 117 CVS2 VS2 10 AD25 AD25 46 AD9 AD9 82 CAD6 DATA13 118 CAD20 ADDR6 11 AD24 AD24 47 AD8 AD8 83 CAD5 DATA6 119 CRST RESET 12 C/BE3 C/BE3 48 C/BE0 C/BE0 84 CRSVD DATA14 120 CAD21 ADDR5 13 IDSEL IDSEL 49 AD7 AD7 85 CAD7 DATA7 121 CAD22 ADDR4 14 V 15 AD23 AD23 51 AD6 AD6 87 CAD8 DATA15 123 CREQ INPACK 16 AD22 AD22 52 AD5 AD5 88 CC/BE0 CE1 124 CAD23 ADDR3 17 AD21 AD21 53 AD4 AD4 89 CAD9 ADDR10 125 CC/BE3 REG 18 V 19 AD20 AD20 55 AD2 AD2 91 CAD10 CE2 127 CAD24 ADDR2 20 PRST PRST 56 AD1 AD1 92 CAD11 OE 128 CAD25 ADDR1 21 PCLK PCLK 57 AD0 AD0 93 CAD13 IORD 129 CAD26 ADDR0 22 GND GND 58 GND GND 94 GND GND 130 GND GND 23 AD19 AD19 59 RI_OUT/

24 AD18 AD18 60 MFUNC0 MFUNC0 96 CAD15 IOWR 132 CINT READY

25 AD17 AD17 61 MFUNC1 MFUNC1 97 CAD14 ADDR9 133 CSERR WAIT 26 AD16 AD16 62 SPKROUT SPKROUT 98 CAD16 ADDR17 134 CAUDIO BVD2

27 C/BE2 C/BE2 63 V

28 FRAME FRAME 64 MFUNC2 MFUNC2 100 CRSVD ADDR18 136 CCLKRUN WP (IOIS16) 29 IRDY IRDY 65 MFUNC3 MFUNC3 101 CPAR ADDR13 137 CCD2 CD2 30 V 31 TRDY TRDY 67 MFUNC4 MFUNC4 103 CBLOCK ADDR19 139 CAD27 DATA0 32 DEVSEL DEVSEL 68 MFUNC5 MFUNC5 104 CPERR ADDR14 140 CAD28 DATA8 33 STOP STOP 69 MFUNC6 MFUNC6 105 CSTOP ADDR20 141 CAD29 DATA1 34 PERR PERR 70 SUSPEND SUSPEND 106 CGNT WE 142 CAD30 DATA9 35 SERR SERR 71 VPPD0 VPPD0 107 CDEVSEL ADDR21 143 CRSVD DATA2 36 PAR PAR 72 VPPD1 VPPD1 108 CCLK ADDR16 144 CAD31 DATA10

SIGNAL NAME

CARD

BUS

CCP

16-BIT

REQ 37 C/BE1 C/BE1 73 VCCD0 VCCD0 109 CTRDY ADDR22

CCP

TERM.

NO.

50 V

54 AD3 AD3 90 V

66 GRST GRST 102 V

SIGNAL NAME

CARD

BUS

CCP

PME

CCI

16-BIT

CCP

RI_OUT/ PME

CCI

TERM.

NO.

80 CAD4 DATA12 116 CAD19 ADDR25

86 V

95 CAD12 ADDR11 131 CVS1 VS1

99 CC/BE1 ADDR8 135 CSTSCHG BVD1

SIGNAL NAME

CARD

BUS

CCCB

16-BIT

CCCB

TERM.

NO.

122 V

126 V

138 V

SIGNAL NAME

CARD

BUS

CCCB

(IREQ

(SPKR

(STSCHG

16-BIT

)

/RI)

2–5

Table 2–3. CardBus and 16-Bit PC Card Signal Names by GHK Terminal Number

TERM

TERM.

NO.

A4 NC NC E9 CAD29 DATA1 H17 CAD11 OE A5 NC NC E10 CSTSCHG BVD1(STSCHG/RI) H18 CAD10 CE2 A6 NC NC E11 GND GND H19 V A7 NC NC E12 CREQ INPACK J1 AD31 AD31 A8 CAD30 DATA9 E13 CVS2 VS2 J2 AD30 AD30

A9 CCD2 CD2 E14 CFRAME ADDR23 J3 AD29 AD29 A10 CINT READY(IREQ) E17 CDEVSEL ADDR21 J5 GND GND A11 CAD24 ADDR2 E18 CSTOP ADDR20 J6 AD28 AD28 A12 V A13 V A14 CAD20 ADDR6 F2 NC NC J17 CAD8 DATA15 A15 GND GND F3 NC NC J18 V A16 CTRDY ADDR22 F5 NC NC J19 CAD7 DATA7

B5 NC NC F6 NC NC K1 AD27 AD27

B6 NC NC F7 NC NC K2 AD26 AD26

B7 NC NC F8 NC NC K3 AD25 AD25

B8 CRSVD DATA2 F9 CAD28 DATA8 K5 AD24 AD24

B9 V B10 CSERR WAIT F11 CVS1 VS1 K14 CRSVD DATA14 B11 CAD25 ADDR1 F12 CRST RESET K15 CAD5 DATA6 B12 CC/BE3 REG F13 CC/BE2 ADDR12 K17 CAD6 DATA13 B13 CAD22 ADDR4 F14 CPERR ADDR14 K18 CAD3 DATA5 B14 CAD19 ADDR25 F15 CGNT WE K19 CAD4 DATA12 B15 CAD17 ADDR24 F17 V

C5 NC NC F18 CRSVD ADDR18 L2 V

C6 NC NC F19 CC/BE1 ADDR8 L3 AD23 AD23

C7 NC NC G1 NC NC L5 AD21 AD21

C8 CAD31 DATA10 G2 NC NC L6 AD22 AD22

C9 CAD27 DATA0 G3 NC NC L14 CAD1 DATA4 C10 CAUDIO BVD2(SPKR) G5 NC NC L15 GND GND C11 CAD26 ADDR0 G6 NC NC L17 CAD2 DATA11 C12 CAD23 ADDR3 G14 CAD16 ADDR17 L18 CAD0 DATA3 C13 CAD21 ADDR5 G15 CPAR ADDR13 L19 CCD1 CD1 C14 CAD18 ADDR7 G17 CAD14 ADDR9 M1 V C15 CIRDY ADDR15 G18 CAD15 IOWR M2 AD20 AD20

D1 NC NC G19 CAD12 ADDR11 M3 PRST PRST D19 CCLK ADDR16 H1 GNT GNT M5 GND GND

E1 NC NC H2 REQ REQ M6 PCLK PCLK

E2 NC NC H3 NC NC M14 NC NC

E3 NC NC H5 NC NC M15 NC NC

E6 NC NC H6 NC NC M17 NC NC

E7 NC NC H14 CAD13 IORD M18 VCCD0 VCCD0

E8 NC NC H15 GND GND M19 VCCD1 VCCD1

SIGNAL NAME

CARDBUS 16-BIT

CCCB CC

CCCB

TERM.

NO.

E19 CBLOCK ADDR19 J14 CC/BE0 CE1

F1 NC NC J15 CAD9 ADDR10

F10 CCLKRUN WP(IOIS16) K6 C/BE3 C/BE3

CARDBUS 16-BIT

SIGNAL NAME

TERM.

NO.

L1 IDSEL IDSEL

SIGNAL NAME

CARDBUS 16-BIT

CCCB

CCP

CCCB

CCP

2–6

Table 2–3. CardBus and 16-Bit PC Card Signal Names by GHK Terminal Number (Continued)

TERM

TERM.

NO.

N1 AD19 AD19 R1 TRDY TRDY U15 NC NC N2 AD18 AD18 R2 STOP STOP V5 AD12 AD12 N3 AD17 AD17 R3 SERR SERR V6 V N5 IRDY IRDY R6 AD14 AD14 V7 AD7 AD7

N6 AD16 AD16 R7 AD10 AD10 V8 AD4 AD4 N14 NC NC R8 AD6 AD6 V9 AD1 AD1 N15 NC NC R9 GND GND V10 MFUNC1 MFUNC1 N17 NC NC R10 V N18 NC NC R11 MFUNC6 MFUNC6 V12 VPPD0 VPPD0 N19 NC NC R12 NC NC V13 NC NC

P1 C/BE2 C/BE2 R13 NC NC V14 NC NC

P2 FRAME FRAME R14 NC NC V15 NC NC

P3 V

P5 PERR PERR R18 NC NC W5 GND GND

P6 DEVSEL DEVSEL R19 NC NC W6 AD9 AD9

P7 AD13 AD13 T1 PAR PAR W7 V

P8 AD8 AD8 T19 NC NC W8 AD3 AD3

P9 RI_OUT/PME RI_OUT/PME U5 AD15 AD15 W9 AD2 AD2 P10 MFUNC2 MFUNC2 U6 AD11 AD11 W10 MFUNC0 MFUNC0 P11 MFUNC5 MFUNC5 U7 C/BE0 C/BE0 W11 MFUNC3 MFUNC3 P12 NC NC U8 AD5 AD5 W12 SUSPEND SUSPEND P13 NC NC U9 AD0 AD0 W13 NC NC P14 NC NC U10 SPKROUT SPKROUT W14 NC NC P15 NC NC U11 MFUNC4 MFUNC4 W15 NC NC P17 NC NC U12 VPPD1 VPPD1 W16 NC NC P18 NC NC U13 NC NC P19 NC NC U14 NC NC

SIGNAL NAME

CARDBUS 16-BIT

TERM.

NO.

CCI

R17 NC NC W4 C/BE1 C/BE1

SIGNAL NAME

CARDBUS 16-BIT

CCI

TERM.

NO.

V11 GRST GRST

SIGNAL NAME

CARDBUS 16-BIT

CCP

2–7

Table 2–4. CardBus PC Card Signal Names Sorted Alphabetically to GGU/PGE/GHK Terminal Number

SIGNAL NAME

AD0 N8 57 U9 CAD11 G10 92 H17 CRST B9 119 F12 AD1 K7 56 V9 CAD12 F11 95 G19 CRSVD A2 143 B8 AD2 L7 55 W9 CAD13 F13 93 H14 CRSVD E10 100 F18 AD3 N7 54 W8 CAD14 E13 97 G17 CRSVD J13 84 K14 AD4 M7 53 V8 CAD15 F10 96 G18 CSERR A5 133 B10 AD5 N6 52 U8 CAD16 E12 98 G14 CSTOP C12 105 E18 AD6 M6 51 R8 CAD17 D10 113 B15 CSTSCHG C5 135 E10 AD7 K6 49 V7 CAD18 B10 115 C14 CTRDY A13 109 A16 AD8 M5 47 P8 CAD19 A10 116 B14 CVS1 C6 131 F11 AD9 L5 46 W6 CAD20 C9 118 A14 CVS2 D9 117 E13 AD10 K5 45 R7 CAD21 A9 120 C13 DEVSEL L1 32 P6 AD11 M4 43 U6 CAD22 D8 121 B13 FRAME J4 28 P2 AD12 K4 41 V5 CAD23 A8 124 C12 GND D3 6 A15 AD13 N3 40 P7 CAD24 C7 127 A11 GND H2 22 E11 AD14 M3 39 R6 CAD25 D7 128 B11 GND L4 42 H15 AD15 N2 38 U5 CAD26 A6 129 C11 GND M8 58 J5 AD16 J2 26 N6 CAD27 C4 139 C9 GND K11 78 L15 AD17 J1 25 N3 CAD28 A3 140 F9 GND F12 94 M5 AD18 H4 24 N2 CAD29 B3 141 E9 GND C10 114 R9 AD19 H3 23 N1 CAD30 C3 142 A8 GND B6 130 W5 AD20 G3 19 M2 CAD31 B2 144 C8 GNT B1 2 H1 AD21 G2 17 L5 CAUDIO B5 134 C10 GRST M10 66 V11 AD22 F1 16 L6 C/BE0 N5 48 U7 IDSEL F4 13 L1 AD23 F2 15 L3 C/BE1 N1 37 W4 IRDY K1 29 N5 AD24 E2 11 K5 C/BE2 J3 27 P1 MFUNC0 K8 60 W10 AD25 E3 10 K3 C/BE3 E1 12 K6 MFUNC1 N9 61 V10 AD26 E4 9 K2 CBLOCK D11 103 E19 MFUNC2 K9 64 P10 AD27 D1 8 K1 CC/BE0 H13 88 J14 MFUNC3 N10 65 W11 AD28 D2 7 J6 CC/BE1 E11 99 F19 MFUNC4 L10 67 U11 AD29 D4 5 J3 CC/BE2 A11 112 F13 MFUNC5 N11 68 P11 AD30 C1 4 J2 CC/BE3 B7 125 B12 MFUNC6 M11 69 R11 AD31 C2 3 J1 CCD1 L12 75 L19 PAR M2 36 T1 CAD0 L13 76 L18 CCD2 A4 137 A9 PCLK H1 21 M6 CAD1 K12 79 L14 CCLK B12 108 D19 PERR L3 34 P5 CAD2 K10 77 L17 CCLKRUN D5 136 F10 PRST G4 20 M3 CAD3 J10 81 K18 CDEVSEL B13 107 E17 REQ A1 1 H2 CAD4 K13 80 K19 CFRAME B11 111 E14 RI_OUT/PME L8 59 P9 CAD5 J12 83 K15 CGNT C11 106 F15 SERR M1 35 R3 CAD6 J11 82 K17 CINT D6 132 A10 SPKROUT M9 62 U10 CAD7 H10 85 J19 CIRDY A12 110 C15 STOP L2 33 R2 CAD8 H12 87 J17 CPAR D13 101 G15 SUSPEND L11 70 W12 CAD9 G12 89 J15 CPERR C13 104 F14 TRDY K3 31 R1 CAD10 G11 91 H18 CREQ B8 123 E12 V

TERM. NO.

GGU PGE GHK

SIGNAL NAME

TERM. NO.

GGU PGE GHK

SIGNAL NAME

TERM. NO.

GGU PGE GHK

F3 14 A13

2–8

Table 2–4. CardBus PC Card Signal Names Sorted Alphabetically to GGU/PGE/GHK

Terminal Number (Continued)

SIGNAL NAME

TERM. NO.

GGU PGE GHK

K2 30 B9 V

L6 50 F17 V

H11 86 J18 V

D12 102 L2 VCCD0 N13 73 M18 VPPD0 N12 71 V12

C8 122 P3 VCCD1 M13 74 M19 VPPD1 M12 72 U12

SIGNAL NAME

CC CCCB CCCB

TERM. NO.

GGU PGE GHK

B4 138 W7 V

G13 90 A12 V

A7 126 H19 V

SIGNAL NAME

CCI CCP CCP

TERM. NO.

GGU PGE GHK

L9 63 R10

G1 18 M1

N4 44 V6

2–9

Table 2–5. 16-Bit PC Card Signal Names Sorted Alphabetically to GGU/PGE/GHK Terminal Number

SIGNAL NAME

AD0 N8 57 U9 ADDR11 F11 95 G19 GND D3 6 A15 AD1 K7 56 V9 ADDR12 A11 112 F13 GND H2 22 E11 AD2 L7 55 W9 ADDR13 D13 101 G15 GND L4 42 H15 AD3 N7 54 W8 ADDR14 C13 104 F14 GND M8 58 J5 AD4 M7 53 V8 ADDR15 A12 110 C15 GND K11 78 L15 AD5 N6 52 U8 ADDR16 B12 108 D19 GND F12 94 M5 AD6 M6 51 R8 ADDR17 E12 98 G14 GND C10 114 R9 AD7 K6 49 V7 ADDR18 E10 100 F18 GND B6 130 W5 AD8 M5 47 P8 ADDR19 D11 103 E19 GNT B1 2 H1 AD9 L5 46 W6 ADDR20 C12 105 E18 GRST M10 66 V11 AD10 K5 45 R7 ADDR21 B13 107 E17 IDSEL F4 13 L1 AD11 M4 43 U6 ADDR22 A13 109 A16 INPACK B8 123 E12 AD12 K4 41 V5 ADDR23 B11 111 E14 IORD F13 93 H14 AD13 N3 40 P7 ADDR24 D10 113 B15 IOWR F10 96 G18 AD14 M3 39 R6 ADDR25 A10 116 B14 IRDY K1 29 N5 AD15 N2 38 U5 BVD1(STSCHG/RI) C5 135 E10 MFUNC0 K8 60 W10 AD16 J2 26 N6 BVD2(SPKR) B5 134 C10 MFUNC1 N9 61 V10 AD17 J1 25 N3 C/BE0 N5 48 U7 MFUNC2 K9 64 P10 AD18 H4 24 N2 C/BE1 N1 37 W4 MFUNC3 N10 65 W11 AD19 H3 23 N1 C/BE2 J3 27 P1 MFUNC4 L10 67 U11 AD20 G3 19 M2 C/BE3 E1 12 K6 MFUNC5 N11 68 P11 AD21 G2 17 L5 CD1 L12 75 L19 MFUNC6 M11 69 R11 AD22 F1 16 L6 CD2 A4 137 A9 OE G10 92 H17 AD23 F2 15 L3 CE1 H13 88 J14 PAR M2 36 T1 AD24 E2 11 K5 CE2 G11 91 H18 PCLK H1 21 M6 AD25 E3 10 K3 DATA0 C4 139 C9 PERR L3 34 P5 AD26 E4 9 K2 DATA1 B3 141 E9 PRST G4 20 M3 AD27 D1 8 K1 DATA2 A2 143 B8 READY(IREQ) D6 132 A10 AD28 D2 7 J6 DATA3 L13 76 L18 REG B7 125 B12 AD29 D4 5 J3 DATA4 K12 79 L14 REQ A1 1 H2 AD30 C1 4 J2 DATA5 J10 81 K18 RESET B9 119 F12 AD31 C2 3 J1 DATA6 J12 83 K15 RI_OUT/PME L8 59 P9 ADDR0 A6 129 C11 DATA7 H10 85 J19 SERR M1 35 R3 ADDR1 D7 128 B11 DATA8 A3 140 F9 SPKROUT M9 62 U10 ADDR2 C7 127 A11 DATA9 C3 142 A8 STOP L2 33 R2 ADDR3 A8 124 C12 DATA10 B2 144 C8 SUSPEND L11 70 W12 ADDR4 D8 121 B13 DATA11 K10 77 L17 TRDY K3 31 R1 ADDR5 A9 120 C13 DATA12 K13 80 K19 V ADDR6 C9 118 A14 DATA13 J11 82 K17 V ADDR7 B10 115 C14 DATA14 J13 84 K14 V ADDR8 E11 99 F19 DATA15 H12 87 J17 V ADDR9 E13 97 G17 DEVSEL L1 32 P6 V ADDR10 G12 89 J15 FRAME J4 28 P2 V

TERM. NO.

GGU PGE

GHK

SIGNAL NAME

TERM. NO.

GGU PGE

GHK

SIGNAL NAME

CC CC CC CC CC CC

TERM. NO.

GGU PGE

F3 14 A13 K2 30 B9

L6 50 F17 H11 86 J18 D12 102 L2

C8 122 P3

GHK

2–10

Table 2–5. 16-Bit PC Card Signal Names Sorted Alphabetically to GGU/PGE/GHK

Terminal Number (Continued)

SIGNAL NAME

CCCB

VCCD0 N13 73 M18 VPPD0 N12 71 V12 WE C11 106 F15 VCCD1 M13 74 M19 VPPD1 M12 72 U12 WP(IOIS16) D5 136 F10

TERM. NO.

GGU PGE

B4 138 W7 V

G13 90 A12 V

A7 126 H19 V

GHK

SIGNAL NAME

CCI CCP CCP

TERM. NO.

GGU PGE

L9 63 R10 VS1 C6 131 F11 G1 18 M1 VS2 D9 117 E13 N4 44 V6 WAIT A5 133 B10

GHK

SIGNAL NAME

TERM. NO.

GGU PGE

GHK

2–11

The terminals are grouped in tables by functionality (see Table 2–6 through Table 2–16), such as PCI system function

DESCRIPTION

I/O

DESCRIPTION

and power-supply function. The terminal numbers are also listed for convenient reference.

Table 2–6. Power Supply Terminals

TERMINAL

NAME

GND

CCCB

CCI

CCP

NUMBER

GGU PGE GHK

B6, C10, D3, F12, H2, K11,

L4, M8

B4, C8, D12, F3, H11, K2,

A7, G13 90, 126 A12, H19 Clamp voltage for PC Card interface. Matches card signaling environment, 5 V or 3.3 V.

L9 63 R10 Clamp voltage for interrupt subsystem interface and miscellaneous I/O, 5 V or 3.3 V

G1, N4 18, 44 M1, V6 Clamp voltage for PCI signaling, 5 V or 3.3 V

6, 22, 42,

58, 78,

94, 114,

130

14, 30, 50, 86,

102, 122,

138

A15, E11,

H15, J5,

L15, M5,

R9, W5

A13, B9,

F17, J18,

L2, P3,

Device ground terminals

Power supply terminal for core logic (3.3 V)

DESCRIPTION

Table 2–7. PC Card Power Switch Terminals

TERMINAL

NAME

VCCD0 VCCD1

VPPD0 VPPD1

NUMBER

GGU PGE GHK

N13

M137374 N12

M127172

I/O DESCRIPTION

M18 M19

V12 U12

O Logic controls to the TPS2211 PC Card power interface switch to control AVCC.

O Logic controls to the TPS2211 PC Card power interface switch to control AVPP.

TERMINAL

NAME

GRST M10 66 V11 I

PCLK H1 21 M6 I

PRST

NUMBER

GGU PGE GHK

G4 20 M3 I

Table 2–8. PCI System Terminals

I/O DESCRIPTION

Global reset. When the global reset is asserted, the GRST signal causes the PCI1410 to place all output buf fers in a high-impedance state and reset all internal registers. When GRST device is completely in its default state. For systems that require wake-up from D3, GRST normally be asserted only during initial boot. PRST context is retained when transitioning from D3 to D0. For systems that do not require wake-up from D3, GRST

When the SUSPEND registers are preserved. All outputs are placed in a high-impedance state.

PCI bus clock. PCLK provides timing for all transactions on the PCI bus. All PCI signals are sampled at the rising edge of PCLK.

PCI reset. When the PCI bus reset is asserted, PRST causes the PCI1410 to place all output buffers in a high-impedance state and reset internal registers. When PRST completely nonfunctional. After PRST

When the SUSPEND registers are preserved. All outputs are placed in a high-impedance state.

should be tied to PRST.

mode is enabled, the device is protected from the GRST, and the internal

is deasserted, the PCI1410 is in a default state.

mode is enabled, the device is protected from the PRST, and the internal

should be used following initial boot so that PME

is asserted, the device is

is asserted, the

will

2–12

TERMINAL

I/O

DESCRIPTION

NAME

AD31 AD30 AD29 AD28 AD27 AD26 AD25 AD24 AD23 AD22 AD21 AD20 AD19 AD18 AD17 AD16 AD15 AD14 AD13 AD12 AD11 AD10

AD9 AD8 AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0

C/BE3 C/BE2 C/BE1 C/BE0

PAR M2 36 T1 I/O

NUMBER

GGU PGE GHK

C2 C1 D4 D2 D1 E4 E3 E2 F2

F1 G2 G3 H3 H4

J2 N2

N3 K4

L7 K7 N8

J3 N1 N5

15 16 17 19 23 24 25 26 38 39 40 41 43 45 46 47 49 51 52 53 54 55 56 57

12 27 37 48

K2 K3

K5 L3 L6 L5

N1 N2 N3 N6 U5 R6 P7 V5 U6 R7

P8 V7 R8 U8

V8 W8 W9

P1 W4

Table 2–9. PCI Address and Data Terminals

I/O DESCRIPTION

PCI address/data bus. These signals make up the multiplexed PCI address and data bus on the primary interface. During the address phase of a primary bus PCI cycle, AD31–AD0 contain a 32-bit

I/O

address or other destination information. During the data phase, AD31–AD0 contain data.

PCI bus commands and byte enables. These signals are multiplexed on the same PCI terminals. During the address phase of a primary bus PCI cycle, C/BE3 During the data phase, this 4-bit bus is used as byte enables. The byte enables determine which

I/O

byte paths of the full 32-bit data bus carry meaningful data. C/BE0 C/BE1

applies to byte 1 (AD15–AD8), C/BE2 applies to byte 2 (AD23–AD16), and C/BE3 applies

to byte 3 (AD31–AD24). PCI bus parity. In all PCI bus read and write cycles, the PCI1410 calculates even parity across the

AD31–AD0 and C/BE3 parity indicator with a one-PCLK delay. As a target during PCI cycles, the calculated parity is compared to the initiator parity indicator. A compare error results in the assertion of a parity error (PERR

–C/BE0 buses. As an initiator during PCI cycles, the PCI1410 outputs this

–C/BE0 define the bus command.

applies to byte 0 (AD7–AD0),

2–13

TERMINAL

I/O

DESCRIPTION

NAME

DEVSEL

FRAME

GNT

IDSEL F4 13 L1 I

IRDY

PERR

REQ

SERR

STOP

TRDY

NUMBER

GGU PGE GHK

L1 32 P6 I/O

J4 28 P2 I/O

B1 2 H1 I

K1 29 N5 I/O

L3 34 P5 I/O

A1 1 H2 O PCI bus request. REQ is asserted by the PCI1410 to request access to the PCI bus as an initiator.

M1 35 R3 O

L2 33 R2 I/O

K3 31 R1 I/O

Table 2–10. PCI Interface Control Terminals

I/O DESCRIPTION

PCI device select. The PCI1410 asserts DEVSEL to claim a PCI cycle as the target device. As a PCI initiator on the bus, the PCI1410 monitors DEVSEL before timeout occurs, then the PCI1410 terminates the cycle with an initiator abort.

PCI cycle frame. FRAME is driven by the initiator of a bus cycle. FRAME is asserted to indicate that a bus transaction is beginning, and data transfers continue while this signal is asserted. When FRAME is deasserted, the PCI bus transaction is in the final data phase.

PCI bus grant. GNT is driven by the PCI bus arbiter to grant the PCI1410 access to the PCI bus after the current data transaction has completed. GNT on the PCI bus parking algorithm.

Initialization device select. IDSEL selects the PCI1410 during configuration space accesses. IDSEL can be connected to one of the upper 24 PCI address lines on the PCI bus.

PCI initiator ready. IRDY indicates the ability of the PCI bus initiator to complete the current data phase of the transaction. A data phase is completed on a rising edge of PCLK where both IRDY are asserted. Until IRDY and TRDY are both sampled asserted, wait states are inserted.

PCI parity error indicator. PERR is driven by a PCI device to indicate that calculated parity does not match PAR when PERR Section 4.4).

PCI system error. SERR is an output that is pulsed from the PCI1410 when enabled through bit 8 of the command register (offset 04h, see Section 4.4) indicating a system error has occurred. The PCI1410 need not be the target of the PCI cycle to assert this signal. When SERR command register, this signal also pulses, indicating that an address parity error has occurred on a CardBus interface.

PCI cycle stop signal. STOP is driven by a PCI target to request the initiator to stop the current PCI bus transaction. STOP do not support burst data transfers.

PCI target ready. TRDY indicates the ability of the primary bus target to complete the current data phase of the transaction. A data phase is completed on a rising edge of PCLK when both IRDY

are asserted. Until both IRDY and TRDY are asserted, wait states are inserted.

TRDY

is enabled through bit 6 of the command register (offset 04h, see

is used for target disconnects and is commonly asserted by target devices that

until a target responds. If no target responds

may or may not follow a PCI bus request, depending

is enabled in the

and TRDY

and

2–14

Table 2–11. Multifunction and Miscellaneous Terminals

I/O

DESCRIPTION

TERMINAL

NAME

MFUNC0 K8 60 W10 I/O

MFUNC1 N9 61 V10 I/O

MFUNC2 K9 64 P10 I/O

MFUNC3 N10 65 W11 I/O

MFUNC4 L10 67 U11 I/O

MFUNC5 N11 68 P11 I/O

MFUNC6 M11 69 R11 I/O

RI_OUT/PME L8 59 P9 O

SPKROUT

SUSPEND L11 70 W12 I

NUMBER

GGU PGE GHK

M9 62 U10 O

I/O DESCRIPTION

Multifunction terminal 0. MFUNC0 can be configured as parallel PCI interrupt INTA, GPI0, GPO0, socket activity LED output, ZV switching outputs, CardBus audio PWM, GPE parallel IRQ. See Section 4.30, Multifunction Routing Register, for configuration details.

Multifunction terminal 1. MFUNC1 can be configured as GPI1, GPO1, socket activity LED output, ZV switching outputs, CardBus audio PWM, GPE Multifunction Routing Register, for configuration details.

Serial data (SDA). When VCCD0 provides the SDA signaling for the serial bus interface. The two-terminal serial interface loads the subsystem identification and other register defaults from an EEPROM after a PCI reset. See Section 3.6.1, Serial Bus Interface Implementation, for details on other serial bus applications.

Multifunction terminal 2. MFUNC2 can be configured as PC/PCI DMA request, GPI2, GPO2, socket activity LED output, ZV switching outputs, CardBus audio PWM, GPE parallel IRQ. See Section 4.30, Multifunction Routing Register, for configuration details.

Multifunction term i n a l 3 . MFUNC3 can be configured as a parallel IRQ or the serialized interrupt signal IRQSER. See Section 4.30, Multifunction Routing Register, for configuration details.

Multifunction terminal 4. MFUNC4 can be configured as PCI LOCK, GPI3, GPO3, socket activity LED output, ZV switching outputs, CardBus audio PWM, GPE Section 4.30, Multifunction Routing Register, for configuration details.

Serial clock (SCL). When VCCD0 provides the SCL signaling for the serial bus interface. The two-terminal serial interface loads the subsystem identification and other register defaults from an EEPROM after a PCI reset. See Section 3.6.1, Serial Bus Interface Implementation, for details on other serial bus applications.

Multifunction terminal 5. MFUNC5 can be configured as PC/PCI DMA grant, GPI4, GPO4, socket activity LED output, ZV switching outputs, CardBus audio PWM, GPE See Section 4.30, Multifunction Routing Register, for configuration details.

Multifunction terminal 6. MFUNC6 can be configured as a PCI CLKRUN or a parallel IRQ. See Section 4.30, Multifunction Routing Register, for configuration details.

Ring indicate out and power management event output. Terminal provides an output for ring-indicate or PME

Speaker output. SPKROUT is the output to the host system that can carry SPKR or CAUDIO through the PCI1410 from the PC Card interface. SPKROUT is driven as the exclusive-OR combination of card SPKR//CAUDIO inputs.

Suspend. SUSPEND protects the internal registers from clearing when the GRST or PRST signal is asserted. See Section 3.8.4, Suspend Mode, for details.

signals.

and VCCD1 are high after a PCI reset, the MFUNC1 terminal

and VCCD1 are high after a PCI reset, the MFUNC4 terminal

, or a parallel IRQ. See Section 4.30,

, RI_OUT, or a

, RI_OUT, or a parallel IRQ. See

, or a parallel IRQ.

, or a

2–15

NAME

I/O

DESCRIPTION

ADDR25 ADDR24 ADDR23 ADDR22 ADDR21 ADDR20 ADDR19 ADDR18 ADDR17 ADDR16 ADDR15 ADDR14 ADDR13 ADDR12 ADDR11 ADDR10

ADDR9 ADDR8 ADDR7 ADDR6 ADDR5 ADDR4 ADDR3 ADDR2 ADDR1 ADDR0

DATA15 DATA14 DATA13 DATA12 DATA11 DATA10

DATA9 DATA8 DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0

TERMINAL

NUMBER

GGU

PGE GHK

A10 D10

B11 A13 B13 C12 D11 E10 E12 B12 A12 C13 D13

A11

F11 G12 E13

E11 B10

C9 A9 D8 A8 C7 D7 A6

H12

J13

J11 K13 K10

B2 C3 A3

H10

J12

J10 K12

L13

A2 B3 C4

116 113 111 109 107 105 103 100

98 108 110 104 101 112

99 115 118 120 121 124 127 128 129

77 144 142 140

76 143 141 139

Table 2–12. 16-Bit PC Card Address and Data Terminals

I/O DESCRIPTION

B14 B15 E14 A16 E17 E18 E19

F18 G14 D19 C15

F14 G15

F13 G19

J15

G17

F19 C14

A14 C13

B13 C12

A11

B11

C11

J17 K14 K17 K19 L17

C8 A8 F9

J19 K15 K18 L14 L18

B8 E9 C9

O PC Card address. 16-bit PC Card address lines. ADDR25 is the most significant bit.

I/O PC Card data. 16-bit PC Card data lines. DATA15 is the most significant bit.

2–16

Table 2–13. 16-Bit PC Card Interface Control Terminals

I/O

DESCRIPTION

TERMINAL

NAME

BVD1

(STSCHG

/RI)

BVD2

(SPKR

)

CD1 CD2

CE1 CE2

INPACK B8 123 E12 I

IORD

IOWR

OE G10 92 H17 O

NUMBER

GGU PGE GHK

C5 135 E10 I

B5 134 C10 I

L12A475

137

H13 G118891

F13 93 H14 O

F10 96 G18 O

L19

J14

H18

I/O DESCRIPTION

Battery voltage detect 1. BVD1 is generated by 16-bit memory PC Cards that include batteries. BVD1 is used with BVD2 as an indication of the condition of the batteries on a memory PC Card. Both BVD1 and BVD2 are high when the battery is good. When BVD2 is low and BVD1 is high, the battery is weak and should be replaced. When BVD1 is low, the battery is no longer serviceable and the data in the memory PC Card is lost. See Section 5.6, ExCA Card Status-Change-Interrupt Configuration Register, for enable bits. See Section 5.5, ExCA Card Status-Change Register, and Section 5.2, ExCA Interface Status Register, for the status bits for this signal.

Status change. STSCHG or battery voltage dead condition of a 16-bit I/O PC Card.

Ring indicate. RI Battery voltage detect 2. BVD2 is generated by 16-bit memory PC Cards that include

batteries. BVD2 is used with BVD1 as an indication of the condition of the batteries on a memory PC Card. Both BVD1 and BVD2 are high when the battery is good. When BVD2 is low and BVD1 is high, the battery is weak and should be replaced. When BVD1 is low, the battery is no longer serviceable and the data in the memory PC Card is lost. See Section 5.6, ExCA Card Status-Change-Interrupt Configuration Register, for enable bits. See Section 5.5, ExCA Card Status-Change Register, and Section 5.2, ExCA Interface Status Register, for the status bits for this signal.

Speaker. SPKR have been configured for the 16-bit I/O interface. The audio signals from cards A and B are combined by the PCI1410 and are output on SPKROUT.

DMA request. BVD2 can be used as the DMA request signal during DMA operations to a 16-bit PC Card that supports DMA. The PC Card asserts BVD2 to indicate a request for a DMA operation.

Card detect 1 and card detect 2. CD1 and CD2 are internally connected to ground on the PC Card. When a PC Card is inserted into a socket, CD1

status, see Section 5.2, ExCA Interface Status Register. Card enable 1 and card enable 2. CE1 and CE2 enable even- and odd-numbered address

bytes. CE1

address bytes. Input acknowledge. INPACK is asserted by the PC Card when it can respond to an I/O read

cycle at the current address. DMA request. INPACK

a 16-bit PC Card that supports DMA. If it is used as a strobe, then the PC Card asserts this signal to indicate a request for a DMA operation.

I/O read. IORD is asserted by the PCI1410 to enable 16-bit I/O PC Card data output during host I/O read cycles.

DMA write. IORD Card that supports DMA. The PCI1410 asserts IORD Card to host memory.

I/O write. IOWR is driven low by the PCI1410 to strobe write data into 16-bit I/O PC Cards during host I/O write cycles.

DMA read. IOWR Card that supports DMA. The PCI1410 asserts IOWR to the PC Card.

Output enable. OE is driven low by the PCI1410 to enable 16-bit memory PC Card data output during host memory read cycles.

DMA terminal count. OE is used as terminal count (TC) during DMA operations to a 16-bit PC Card that supports DMA. The PCI1410 asserts OE operation.

is an optional binary audio signal available only when the card and socket

enables even-numbered address bytes, and CE2 enables odd-numbered

is used to alert the system to a change in the READY, write protect,

is used by 16-bit modem cards to indicate a ring detection.

and CD2 are pulled low. For signal

can be used as the DMA request signal during DMA operations from

is used as the DMA write strobe during DMA operations from a 16-bit PC

during DMA transfers from the PC

is used as the DMA write strobe during DMA operations from a 16-bit PC

during transfers from host memory

to indicate TC for a DMA write

2–17

Table 2–13. 16-Bit PC Card Interface Control Terminals (Continued)

I/O

DESCRIPTION

TERMINAL

NAME

READY

(IREQ

)

REG

RESET B9 119 F12 O PC Card reset. RESET forces a hard reset to a 16-bit PC Card.

VS1 VS2

WAIT

WE C11 106 F15 O

(IOIS16

)

NUMBER

GGU PGE GHK

D6 132 A10 I

B7 125 B12 O

C6D9131

117

A5 133 B10 I

D5 136 F10 I

I/O DESCRIPTION

Ready. The ready function is provided by READY when the 16-bit PC Card and the host socket are configured for the memory-only interface. READY is driven low by the 16-bit memory PC Cards to indicate that the memory card circuits are busy processing a previous write command. READY is driven high when the 16-bit memory PC Card is ready to accept a new data transfer command.

F11 E13

Interrupt request. IREQ on the 16-bit I/O PC Card requires service by the host software. IREQ no interrupt is requested.

Attribute memory select. REG remains high for all common memory accesses. When REG is asserted, access is limited to attribute memory (OE

active). Attribute memory is a separately accessed section of card memory and is generally

IOWR used to record card capacity and other configuration and attribute information.

DMA acknowledge. REG 16-bit PC Card that supports DMA. The PCI1410 asserts REG is used in conjunction with the DMA read (IOWR) or DMA write (IORD) strobes to transfer data.

Voltage sense 1 and voltage sense 2. VS1 and VS2, when used in conjunction with each other,

I/O

determine the operating voltage of the PC Card. Bus cycle wait. WAIT is driven by a 16-bit PC Card to extend the completion of the memory or

I/O cycle in progress. Write enable. WE is used to strobe memory write data into 16-bit memory PC Cards. WE is also

used for memory PC Cards that employ programmable memory technologies. DMA terminal count. WE

DMA. The PCI1410 asserts WE Write protect. WP applies to 16-bit memory PC Cards. WP reflects the status of the write-protect

switch on 16-bit memory PC Cards. For 16-bit I/O cards, WP is used for the 16-bit port (IOIS16 function.

I/O is 16 bits. IOIS16 when the address on the bus corresponds to an address to which the 16-bit PC Card responds, and the I/O port that is addressed is capable of 16-bit accesses.

DMA request. WP can be used as the DMA request signal during DMA operations to a 16-bit PC Card that supports DMA. If used, then the PC Card asserts WP to indicate a request for a DMA operation.

is asserted by a 16-bit I/O PC Card to indicate to the host that a device

is used as a DMA acknowledge (DACK) during DMA operations to a

is used as TC during DMA operations to a 16-bit PC Card that supports

to indicate TC for a DMA read operation.

applies to 16-bit I/O PC Cards. IOIS16 is asserted by the 16-bit PC Card

or WE active) and to the I/O space (IORD or

is high (deasserted) when

to indicate a DMA operation. REG

)

TERMINAL

NAME

CCLK B12 108 D19 O

CCLKRUN

CRST

2–18

NUMBER

GGU PGE GHK

D5 136 F10 I/O

B9 119 F12 O

Table 2–14. CardBus PC Card Interface System Terminals

I/O DESCRIPTION

CardBus clock. CCLK provides synchronous timing for all transactions on the CardBus interface. All signals except CRST CVS1 are sampled on the rising edge of CCLK, and all timing parameters are defined with the rising edge of this signal. CCLK operates at the PCI bus clock frequency, but it can be stopped in the low state or slowed down for power savings.

CardBus clock run. CCLKRUN is used by a CardBus PC Card to request an increase in the CCLK frequency, and by the PCI1410 to indicate that the CCLK frequency is going to be decreased.

CardBus reset. CRST brings CardBus PC Card-specific registers, sequencers, and signals to a known state. When CRST high-impedance state, and the PCI1410 drives these signals to a valid logic level. Assertion can be asynchronous to CCLK, but deassertion must be synchronous to CCLK.

, CCLKRUN, CINT, CSTSCHG, CAUDIO, CCD2, CCD1, CVS2, and

is asserted, all CardBus PC Card signals are placed in a

Table 2–15. CardBus PC Card Address and Data Terminals

I/O

DESCRIPTION

TERMINAL

NAME

CAD31 CAD30 CAD29 CAD28 CAD27 CAD26 CAD25 CAD24 CAD23 CAD22 CAD21 CAD20 CAD19 CAD18 CAD17 CAD16 CAD15 CAD14 CAD13 CAD12 CAD11 CAD10

CAD9 CAD8 CAD7 CAD6 CAD5 CAD4 CAD3 CAD2 CAD1 CAD0

CC/BE3 CC/BE2 CC/BE1 CC/BE0

CPAR D13 101 G15 I/O

NUMBER

GGU PGE GHK

B2 C3 B3 A3 C4 A6 D7 C7 A8 D8 A9

C9 A10 B10 D10 E12 F10 E13 F13 F11

G10 G11 G12 H12 H10

J11 J12

K13

J10

K10 K12

L13

B7 A11 E11

H13

144 142 141 140 139 129 128 127 124 121 120

118 116 115 113

125

112

98 96 97 93 95 92 91 89 87 85 82 83 80 81 77 79 76

99 88

C8 A8 E9 F9

C9 C11 B11 A11 C12 B13 C13 A14 B14 C14 B15 G14 G18 G17 H14 G19 H17 H18

J15 J17

J19 K17 K15 K19 K18 L17 L14 L18

B12 F13 F19

J14

I/O DESCRIPTION

CardBus address and data. These signals make up the multiplexed CardBus address and data bus on the CardBus interface. During the address phase of a CardBus cycle, CAD31–CAD0

I/O

contain a 32-bit address. During the data phase of a CardBus cycle, CAD31–CAD0 contain data. CAD31 is the most significant bit.

CardBus bus commands and byte enables. CC/BE3–CC/BE0 are multiplexed on the same CardBus terminals. During the address phase of a CardBus cycle, CC/BE3 bus command. During the data phase, this 4-bit bus is used as byte enables. The byte enables

I/O

determine which byte paths of the full 32-bit data bus carry meaningful data. CC/BE0 byte 0 (CAD7–CAD0), CC/BE1 (CAD23–CAD16), and CC/BE3

CardBus parity. In all CardBus read and write cycles, the PCI1410 calculates even parity across the CAD and CC/BE with a one-CCLK delay. As a target during CardBus cycles, the calculated parity is compared t o the initiator’s parity indicator; a compare error results in a parity error assertion.

buses. As an initiator during CardBus cycles, the PCI1410 outputs CPAR

applies to byte 1 (CAD15–CAD8), CC/BE2 applies to byte 2

applies to byte 3 (CAD31–CAD24).

–CC/BE0 define the

applies to

2–19

Table 2–16. CardBus PC Card Interface Control Terminals

I/O

DESCRIPTION

TERMINAL

NAME

CAUDIO B5 134 C10 I

CBLOCK

CCD1 CCD2

CDEVSEL

CFRAME

CGNT

CINT

CIRDY

CPERR

CREQ

CSERR

CSTOP

CSTSCHG

CTRDY

CVS1 CVS2

NUMBER

GGU PGE GHK

D11 103 E19 I/O

L12A475

B13 107 E17 I/O

B11 111 E14 I/O

C11 106 F15 O

D6 132 A10 I

A12 110 C15 I/O

C13 104 F14 I/O

B8 123 E12 I

A5 133 B10 I

C12 105 E18 I/O

C5 135 E10 I

A13 109 A16 I/O

C6D9131

137

117

L19

F11 E13

I/O DESCRIPTION

CardBus audio. CAUDIO is a digital input signal from a PC Card to the system speaker. The PCI1410 supports the binary audio mode and outputs a binary signal from the card to SPKROUT.

CardBus lock. CBLOCK is used to gain exclusive access to a target. CardBus detect 1 and CardBus detect 2. CCD1 and CCD2 are used in conjunction with CVS1

and CVS2 to identify card insertion and interrogate cards to determine the operating voltage and card type.

CardBus device select. The PCI1410 asserts CDEVSEL to claim a CardBus cycle as the target device. As a CardBus initiator on the bus, the PCI1410 monitors CDEVSEL responds. If no target responds before timeout occurs, then the PCI1410 terminates the cycle with an initiator abort.

CardBus cycle frame. CFRAME is driven by the initiator of a CardBus bus cycle. CFRAME is asserted to indicate that a bus transaction is beginning, and data transfers continue while this signal is asserted. When CFRAME is deasserted, the CardBus bus transaction is in the final data phase.

CardBus bus grant. CGNT is driven by the PCI1410 to grant a CardBus PC Card access to the CardBus bus after the current data transaction has been completed.

CardBus interrupt. CINT is asserted low by a CardBus PC Card to request interrupt servicing from the host.

CardBus initiator ready. CIRDY indicates the ability of the CardBus initiator to complete the current data phase of the transaction. A data phase is completed on a rising edge of CCLK when both CIRDY and CTRDY are asserted. Until CIRDY and CTRDY are both sampled asserted, wait states are inserted.

CardBus parity error. CPERR reports parity errors during CardBus transactions, except during special cycles. It is driven low by a target two clocks following that data when a parity error is detected.

CardBus request. CREQ indicates to the arbiter that the CardBus PC Card desires use of the CardBus bus as an initiator.

CardBus system error. CSERR reports address parity errors and other system errors that could lead to catastrophic results. CSERR can report CSERR

CardBus stop. CSTOP is driven by a CardBus target to request the initiator to stop the current CardBus transaction. CSTOP target devices that do not support burst data transfers.

CardBus status change. CSTSCHG alerts the system to a change in the card status, and is used as a wake-up mechanism.

CardBus target ready . CTRDY indicates the ability of the CardBus target ability to complete the current data phase of the transaction. A data phase is completed on a rising edge of CCLK, when both CIRDY and CTRDY are asserted; until this time, wait states are inserted.

CardBus voltage sense 1 and CardBus voltage sense 2. CVS1 and CVS2 are used in

I/O

conjunction with CCD1 the operating voltage and card type.

to the system by assertion of SERR on the PCI interface.

and CCD2 to identify card insertion and interrogate cards to determine

is driven by the card synchronous to CCLK. The PCI1410

is used for target disconnects, and is commonly asserted by

until a target

2–20

3 Feature/Protocol Descriptions

The following sections give an overview of the PCI1410. Figure 3–1 shows a simplified block diagram of the PCI1410. The PCI interface includes all address/data and control signals for PCI protocol. The interrupt interface includes terminals for parallel PCI, parallel ISA, and serialized PCI and ISA signaling. Miscellaneous system interface terminals include multifunction terminals: SUSPEND SPKROUT.

, RI_OUT/PME (power management control signal), and

PCI Bus

INTA

Activity LED

Interrupt

Controller

TPS2211

Power

Switch

PC Card

Socket

External ZV Port

NOTE: The PC Card interface is 68 terminals for CardBus and 16-bit PC Cards. In ZV mode 23 terminals are used for routing the ZV signals

to the VGA controller and audio subsystem.

PCI1410

IRQSER

PCI930

ZV Switch

PCI950

IRQSER

Deserializer

Zoomed Video

IRQ2–15

VGA

Controller

Audio

Subsystem

Figure 3–1. PCI1410 Simplified Block Diagram

3.1 Power Supply Sequencing

The PCI1410 contains 3.3-V I/O buffers with 5-V tolerance requiring a core power supply and clamp voltages. The core power supply is always 3.3 V. The clamp voltages can be either 3.3 V or 5 V, depending on the interface. The following power-up and power-down sequences are recommended.

The power-up sequence is:

1. Apply 3.3-V power to the core.

2. Assert GRST

to the device to disable the outputs during power up. Output drivers must be powered up in

the high-impedance state to prevent high current levels through the clamp diodes to the 5-V supply.

3. Apply the clamp voltage.

The power-down sequence is:

1. Use GRST

to switch outputs to a high-impedance state.

2. Remove the clamp voltage.

3. Remove the 3.3-V power from the core.

3–1

3.2 I/O Characteristics

Figure 3–2 shows a 3-state bidirectional buffer. Section 8.2, Recommended Operating Conditions, provides the electrical characteristics of the inputs and outputs.

NOTE:The PCI1410 meets the ac specifications of the 1997 PC Card Standard and PCI Local Bus Specification.

Tied for Open Drain

CCP

Pad

Figure 3–2. 3-State Bidirectional Buffer

NOTE: Unused pins (input or I/O) must be held high or low to prevent them from floating.

3.3 Clamping Voltages

The clamping voltages are set to match whatever external environment the PCI1410 will be interfaced with: 3.3 V or 5 V. The I/O sites can be pulled through a clamping diode to a voltage rail that protects the core from external signals. The core power supply is always 3.3 V and is independent of the clamping voltages. For example, PCI signaling can be either 3.3 V or 5 V, and the PCI1410 must reliably accommodate both voltage levels. This is accomplished by using a 3.3-V I/O buffer that is 5-V tolerant, with the applicable clamping voltage applied. If a system designer desires a 5-V PCI bus, then V

The PCI1410 requires three separate clamping voltages because it supports a wide range of features. The three voltages are listed and defined in Section 8.2, Recommended Operating Conditions.

can be connected to a 5-V power supply.

CCP

3.4 Peripheral Component Interconnect (PCI) Interface

The PCI1410 is fully compliant with the PCI Local Bus Specification. The PCI1410 provides all required signals for PCI master or slave operation, and may operate in either a 5-V or 3.3-V signaling environment by connecting the V terminals to the desired voltage level. In addition to the mandatory PCI signals, the PCI1410 provides the optional interrupt signal INTA

3.4.1 PCI Bus Lock (LOCK)

The bus-locking protocol defined in the PCI Local Bus Specification is not highly recommended, but is provided on the PCI1410 as an additional compatibility feature. The PCI LOCK the multifunction routing register. See Section 4.30, Multifunction Routing Register, LOCK

is only supported by PCI-to-CardBus bridges in the downstream direction (away from the processor).

PCI LOCK

indicates an atomic operation that may require multiple transactions to complete. When LOCK is asserted, nonexclusive transactions can proceed to an address that is not currently locked. A grant to start a transaction on the PCI bus does not guarantee control of LOCK

; control of LOCK is obtained under its own protocol. It is possible for different initiators to use the PCI bus while a single master retains ownership of LOCK signal for this protocol is CBLOCK

to avoid confusion with the bus clock.

An agent may need to do an exclusive operation because a critical access to memory might be broken into several transactions, but the master wants exclusive rights to a region of memory. The granularity of the lock is defined by PCI to be 16 bytes, aligned. The LOCK

protocol defined by the PCI Local Bus Specification allows a resource lock

without interfering with nonexclusive real-time data transfer, such as video. The PCI bus arbiter may be designed to support only complete bus locks using the LOCK

the arbiter will not grant the bus to any other agent (other than the LOCK

signal can be routed to the MFUNC4 terminal via

for details. Note that the use of

. Note that the CardBus

protocol. In this scenario,

master) while LOCK is asserted. A complete

CCP

3–2

bus lock may have a significant impact on the performance of the video. The arbiter that supports complete bus lock must grant the bus to the cache to perform a writeback due to a snoop to a modified line when a locked operation is in progress.

The PCI1410 supports all LOCK bridges. This includes disabling write posting while a locked operation is in progress, which can solve a potential deadlock when using devices such as PCI-to-PCI bridges. The potential deadlock can occur if a CardBus target supports delayed transactions and blocks access to the target until it completes a delayed read. This target characteristic is prohibited by the PCI Local Bus Specification, and the issue is resolved by the PCI master using LOCK

protocol associated with PCI-to-PCI bridges, as also defined for PCI-to-CardBus

3.4.2 Loading Subsystem Identification

The subsystem vendor ID register (see Section 4.26) and subsystem ID register (see Section 4.27) make up a doubleword of PCI configuration space located at offset 40h for functions 0 and 1. This doubleword register is used for system and option card (mobile dock) identification purposes and is required by some operating systems. Implementation of this unique identifier register is a PC 99 requirement.

The PCI1410 offers two mechanisms to load a read-only value into the subsystem registers. The first mechanism relies upon the system BIOS providing the subsystem ID value. The default access mode to the subsystem registers is read-only, but can be made read/write by setting bit 5 (SUBSYSRW) in the system control register (see Section 4.29) at PCI offset 80h. Once this bit is set, the BIOS can write a subsystem identification value into the registers at PCI offset 40h. The BIOS must clear the SUBSYSRW bit such that the subsystem vendor ID register and subsystem ID register are limited to read-only access. This approach saves the added cost of implementing the serial electrically erasable programmable ROM (EEPROM).

In some conditions, such as in a docking environment, the subsystem vendor ID register and subsystem ID register must be loaded with a unique identifier via a serial EEPROM. The PCI1410 loads the data from the serial EEPROM after a reset of the primary bus. Note that the SUSPEND including the serial bus state machine (see Section 3.8.4, Suspend Mode, for details on using SUSPEND

input gates the PCI reset from the entire PCI1410 core,

The PCI1410 provides a two-line serial bus host controller that can interface to a serial EEPROM. See Section 3.6, Serial Bus Interface,

for details on the two-wire serial bus controller and applications.

3.5 PC Card Applications

This section describes the PC Card interfaces of the PCI1410:

• Card insertion/removal and recognition

• P

C power-switch interface

• Zoomed video support

• Speaker and audio applications

• LED socket activity indicators

• PC Card-16 DMA support

• PC Card controller programming model

• CardBus socket registers

3.5.1 PC Card Insertion/Removal and Recognition

The 1997 PC Card Standard addresses the card-detection and recognition process through an interrogation procedure that the socket must initiate on card insertion into a cold, nonpowered socket. Through this interrogation, card voltage requirements and interface (16-bit versus CardBus) are determined.

The scheme uses the card detect and voltage sense signals. The configuration of these four terminals identifies the card type and voltage requirements of the PC Card interface. The encoding scheme is defined in the 1997 PC Card Standard and in Table 3–1.

3–3

Table 3–1. PC Card Card-Detect and Voltage-Sense Connections

CD2//CCD2 CD1//CCD1 VS2//CVS2 VS1//CVS1 KEY INTERFACE VOLTAGE

Ground Ground Open Open 5 V 16-bit PC Card 5 V Ground Ground Open Ground 5 V 16-bit PC Card 5 V and 3.3 V Ground Ground Ground Ground 5 V 16-bit PC Card 5 V, 3.3 V, and X.X V Ground Ground Open Ground LV 16-bit PC Card 3.3 V Ground Connect to CVS1 Open Connect to CCD1 LV CardBus PC Card 3.3 V

Ground Ground Ground Ground LV 16-bit PC Card 3.3 V and X.X V Connect to CVS2 Ground Connect to CCD2 Ground LV CardBus PC Card 3.3 V and X.X V Connect to CVS1 Ground Ground Connect to CCD2 LV CardBus PC Card 3.3 V, X.X V, and Y.Y V

Ground Ground Ground Open LV 16-bit PC Card Y.Y V Connect to CVS2 Ground Connect to CCD2 Open LV CardBus PC Card Y.Y V

Ground Connect to CVS2 Connect to CCD1 Open LV CardBus PC Card X.X V and Y.Y V Connect to CVS1 Ground Open Connect to CCD2 LV CardBus PC Card Y.Y V

Ground Connect to CVS1 Ground Connect to CCD1 Reserved

Ground Connect to CVS2 Connect to CCD1 Ground Reserved

3.5.2 P2C Power-Switch Interface (TPS2211)

The PCI1410 provides a P2C (PCMCIA peripheral control) interface for control of the PC Card power switch. The VCCD

and VPPD terminals are used with the TI TPS221 1 single slot PC Card power interface switch to provide power switch support. Figure 3–3 shows terminal assignments for the TPS2211. Figure 3–4 illustrates a typical application, where the PCI1410 represents the PC Card controller.

VCCD0 VCCD1

3.3V

3.3V 5V 5V GND

1 2 3 4 5 6 7 8

16 15 14 13 12

SHDN VPPD0 VPPD1 AVCC AVCC AVCC AVPP 12V

Figure 3–3. TPS2211 Terminal Assignments

The PCI1410 also includes support for the Maxim 1602 single-channel CardBus and PCMCIA power-switching network. Application of this power switch would be similar to the TPS2211.

Maxim is a trademark of Maxim Integrated Products, Inc.

3–4

Power Supply

12 V

5 V

3.3 V

12V 5V

3.3V

TPS2211

Supervisor

PCI1410

(PC Card

Controller)

SHDN SHDN

VCCD0 VCCD1 VPPD0 VPPD1

AVPP

AVCC

V V V V

PP1 PP2 CC CC

PC Card

Figure 3–4. TPS2211 Typical Application

3.5.3 Zoomed Video Support

The PCI1410 allows for the implementation of zoomed video for PC Cards. Zoomed video is supported by setting bit 6 (ZVENABLE) in the card control register (see Section 4.32) on a per-socket function basis. Setting this bit puts PC Card 16 address lines ADDR25–ADDR4 of the PC Card interface in the high-impedance state. These lines can then transfer video and audio data directly to the appropriate controller. Card address lines ADDR3–ADDR0 can still access PC Card CIS registers for PC Card configuration. Figure 3–5 illustrates a PCI1410 ZV implementation.

CRT

Speakers

Motherboard

PCI Bus

VGA

Controller

Zoomed Video Port

PCI1410

Audio Codec

19 4

PCM Audio Input

PC Card

Interface

Video

Audio

Figure 3–5. Zoomed Video Implementation Using PCI1410

Not shown in Figure 3–5 is the multiplexing scheme used to route a socket ZV source or an external ZV source to the graphics controller. A typical external source might be provided from a high-speed serial bus like IEEE 1394. The PCI1410 provides ZVSTAT and ZVSEL0

signals on the multifunction terminals to switch external bus drivers.

Figure 3–6 shows an implementation for switching between two ZV streams using external logic.

3–5

PCI1410

ZVSTAT ZVSEL0

Figure 3–6. Zoomed Video Switching Application

Figure 3–6 illustrates an implementation using standard three-state bus drivers with active-low output enables. ZVSEL0

is an active-low output indicating that the socket ZV mode is enabled. ZVSTAT is an active-high output indicating that the PCI1410 socket is enabled for ZV mode. The implementation shown in Figure 3–6 can be used if PC Card ZV is prioritized over other sources.

3.5.4 Ultra Zoomed Video

Ultra zoomed video is an enhancement to the PCI1410 DMA engine and is intended to improve the 16-bit bandwidth for MPEG I and MPEG II decoder PC Cards. This enhancement allows the PCI1410 to fetch 32 bits of data from memory versus the 11XX/12XX 16-bit fetch capability. This enhancement allows a higher sustained throughput to the 16-bit PC Card because the PCI1410 prefetches an extra 16 bits (32 bits total) during each PCI read transaction. If the PCI bus becomes busy, then the PCI1410 has an extra 16 bits of data to perform back-to-back 16-bit transactions to the PC C a r d b e f o r e having to fetch more data. This feature is built into the DMA engine and software is not required to enable this enhancement.

NOTE: The 11XX and 12XX series CardBus controllers have enough 16-bit bandwidth to support MPEG II PC Card decoders, but it was decided to improve the bandwidth even more in the 14XX series CardBus controllers.

3.5.5 Internal Ring Oscillator

The internal ring oscillator provides an internal clock option for the PCI1410 so that the PCI clock is not required in order for the PCI1410 to power down a socket or interrogate a PC Card. This internal oscillator operates nominally at 16 kHz and can be enabled by setting bit 27 (P2CCLK) of the system control register (offset 80h, see Section 4.29) to 1. This function is disabled by default.

3–6

3.5.6 Integrated Pullup Resistors For PC Card Interface

The 1997 PC Card Standard requires pullup resistors on various terminals to support both CardBus and 16-bit card configurations. Unlike the PCI1210/1211 which required external pullup resistors, the PCI1410 has integrated all of these pullup resistors.

SIGNAL NAME

ADDR14/CPERR C13 104 F14

READY/CINT D6 132 A10

ADDR15/CIRDY A12 110 C15

CD1/CCD1 L12 75 L19

VS1/CVS1 C6 131 F11

ADDR19/CBLOCK D11 103 E19

ADDR20/CSTOP C12 105 E18

ADDR21/CDEVSEL B13 107 E17

ADDR22/CTRDY A13 109 A16

VS2/CVS2 D9 117 E13 RESET/CRST B9 119 F12 WAIT/CSERR A5 133 B10

INPACK/CREQ B8 123 E12

BVD2(SPKR)/CAUDIO B5 134 C10

BVD1(STSCHG)/CSTSCHG C5 135 E10

CD2/CCD2 A4 137 A9

GGU PGE GHK

PIN NUMBER

3.5.7 SPKROUT and CAUDPWM Usage

SPKROUT carries the digital audio signal from the PC Card to the system. When a 16-bit PC Card is configured for I/O mode, the BVD2 terminal becomes SPKR is referred to as CAUDIO. SPKR

passes a TTL level digital audio signal to the PCI1410. The CardBus CAUDIO signal also can pass a single-amplitude binary waveform. The binary audio signal from the PC Card socket is used in the PCI1410 to produce SPKROUT. This output is enabled by bit 1 (SPKROUTEN) in the card control register (see Section 4.32).

. This terminal is also used in CardBus binary audio applications, and

Older controllers support CAUDIO in binary or PWM mode but use the same terminal (SPKROUT). Some audio chips may not support both modes on one terminal and may have a separate terminal for binary and PWM. The PCI1410 implementation includes a signal for PWM, CAUDPWM, which can be routed to an MFUNC terminal. Bit 2 (AUD2MUX) located in the card control register is programmed to route a CardBus CAUDIO PWM terminal to CAUDPWM. See Section 4.30, Multifunction Routing Register, for details on configuring the MFUNC terminals.

Figure 3–7 illustrates a sample application using SPKROUT and CAUDPWM.

3–7

System

Core Logic

BINARY_SPKR

Speaker

Subsystem

PWM_SPKR

PCI1410

SPKROUT

CAUDPWM

Figure 3–7. Sample Application of SPKROUT and CAUDPWM

3.5.8 LED Socket Activity Indicators

The socket activity LEDs are provided to indicate when a PC Card is being accessed. The LED_SKT signal can be routed to the multifunction terminals. When configured for LED output, this terminal outputs an active high signal to indicate socket activity. See Section 4.30, Multifunction Routing Register, terminals.

The LED signal is active high and is driven in pulses of 64-ms duration. When the LED is not being driven high, it is driven to a low state. Either of the two circuits shown in Figure 3–8 can be implemented to provide LED signaling and it is left for the board designer to implement the circuit that best fits the application.

The LED activity signals are valid when a card is inserted, powered, and not in reset. For PC Card-16, the LED activity signal is pulsed when READY/IREQ or CREQ

is active.

is low. For CardBus cards, the LED activity signal is pulsed if CFRAME, CIRDY,

Current Limiting

for details on configuring the multifunction

R ≈ 500 Ω

PCI1410

Application-

Specific Delay

Current Limiting

R ≈ 500 Ω

LED

Figure 3–8. Two Sample LED Circuits

As indicated, the LED signals are driven for a period of 64 ms by a counter circuit. To avoid the possibility of the LED appearing to be stuck when the PCI clock is stopped, the LED signaling is cut off when the SUSPEND

signal is

asserted, when the PCI clock is to be stopped during the clock run protocol, or when in the D2 or D1 power state. If any additional socket activity occurs during this counter cycle, then the counter is reset and the LED signal remains

driven. If socket activity is frequent (at least once every 64 ms), then the LED signal remains driven.

3.5.9 PC Card-16 Distributed DMA Support

The PCI1410 supports a distributed DMA slave engine for 16-bit PC Card DMA support. The distributed DMA (DDMA) slave register set provides the programmability necessary for the slave DDMA engine. Table 3–2 provides the DDMA register configuration.

3–8

Two socket-function-dependent PCI configuration header registers that are critical for DDMA are the socket DMA register 0 (offset 94h, see Section 4.35) and the socket DMA register 1 (offset 98h, see Section 4.36). Distributed DMA is enabled through socket DMA register 0 and the contents of this register configure the PC Card-16 terminal (SPKR

, IOIS16, or INPACK) which is used for the DMA request signal, DREQ. The base address of the DDMA slave registers and the transfer size (bytes or words) are programmed through the socket DMA register 1. Refer to the programming model and register descriptions (see Section 7 for details).

Table 3–2. Distributed DMA Registers

DDMA

TYPE REGISTER NAME

R N/A

W Mode

R Multichannel

W Mask

Reserved Page

Reserved Reserved

Reserved

Master clear

Current address

Base address Current count

Base count

N/A Status

Request Command

N/A

Reserved 0Ch

BASE ADDRESS

OFFSET

00h

04h

08h

The DDMA registers contain control and status information consistent with the 8237 DMA controller; however, the register locations are reordered and expanded in some cases. While the DDMA register definitions are identical to those in the 8237 DMA controller, some register bits defined in the 8237 DMA controller do not apply to distributed DMA in a PCI environment. In such cases, the PCI1410 implements these obsolete register bits as read-only, nonfunctional bits. The reserved registers shown in Table 3–2 are implemented as read-only and return 0s when read. Write transactions to reserved registers have no effect.

The DDMA transfer is prefaced by several configuration steps that are specific to the PC Card and must be completed after the PC Card is inserted and interrogated. These steps include setting the proper DREQ

signal assignment, setting the data transfer width, and mapping and enabling the DDMA register set. As discussed above, this is done through socket DMA register 0 and socket DMA register 1. The DMA register set is then programmed similarly to an 8237 controller, and the PCI1410 awaits a DREQ

assertion from the PC Card requesting a DMA transfer.

DMA writes transfer data from the PC Card-to-PCI memory addresses. The PCI1410 accepts data 8 or 16 bits at a time, depending on the programmed data width, and then requests access to the PCI bus by asserting its REQ

signal. Once the PCI bus is granted in an idle state, the PCI1410 initiates a PCI memory write command to the current memory address and transfers the data in a single data phase. After terminating the PCI cycle, the PCI1410 accepts the next byte(s) from the PC Card until the transfer count expires.

DMA reads transfer data from PCI memory addresses to the PC Card application. Upon the assertion of DREQ PCI1410 asserts REQ

to acquire the PCI bus. Once the bus is granted in an idle state, the PCI1410 initiates a PCI

, the

memory read operation to the current memory address and accepts 8 or 16 bits of data, depending on the programmed data width. After terminating the PCI cycle, the data is passed onto the PC Card. After terminating the PC Card cycle, the PCI1410 requests access to the PCI bus again until the transfer count has expired.

The PCI1410 target interface acts normally during this procedure and accepts I/O reads and writes to the DDMA registers. While a DDMA transfer is in progress and the host resets the DMA channel, the PCI1410 asserts TC and ends the PC Card cycle(s). TC is indicated in the DDMA status register (DDMA offset 08h, see Section 7.5). At the PC Card interface, the PCI1410 supports demand mode transfers. The PCI1410 asserts DACK during the transfer unless DREQ mapped to the WE in all transfers, and the DREQ

is deasserted before TC. TC is mapped to the OE PC Card terminal for DMA write operations and is

PC Card terminal for DMA read operations. The DACK signal is mapped to the PC Card REG signal

terminal is routed to one of three options which is programmed through socket DMA

3–9

3.5.10 PC Card-16 PC/PCI DMA

DMA CHANNEL

Some chip sets provide a way for legacy I/O devices to do DMA transfers on the PCI bus. In the PC/PCI DMA protocol, the PCI1410 acts as a PCI target device to certain DMA related I/O addresses. The PCI1410 PCREQ signals are provided as a point-to-point connection to a chipset supporting PC/PCI DMA. The PCREQ and PCGNT signals may be routed to the MFUNC2 and MFUNC5 terminals, respectively. See Section 4.30, Multifunction Routing Register,

for details on configuring the multifunction terminals.

Under the PC/PCI protocol, a PCI DMA slave device (such as the PCI1410) requests a DMA transfer on a particular channel using a serialized protocol on PCREQ channel through a serialized protocol on PCGNT

. The I/O DMA bus master arbitrates for the PCI bus and grants the

when it is ready for the transfer. The I/O cycle and memory cycles

are then presented on the PCI bus, which performs the DMA transfers similarly to legacy DMA master devices. PC/PCI DMA is enabled for each PC Card-16 slot by setting bit 19 (CDREQEN) in the respective system control

register (see Section 4.29). On power up this bit is reset and the card PC/PCI DMA is disabled. Bit 3 (CDMA_EN) of the system control register is a global enable for PC/PCI DMA, and is set at power up and never cleared if the PC/PCI DMA mechanism is implemented. The desired DMA channel for each PC Card-16 slot must be configured through bits 18–16 (CDMACHAN field) in the system control register. The channels are configured as indicated in Table 3–3.

Table 3–3. PC/PCI Channel Assignments

SYSTEM CONTROL

BIT 18 BIT 17 BIT16

0 0 0 Channel 0 8-bit DMA transfers 0 0 1 Channel 1 8-bit DMA transfers 0 1 0 Channel 2 8-bit DMA transfers 0 1 1 Channel 3 8-bit DMA transfers 1 0 0 Channel 4 Not used 1 0 1 Channel 5 16-bit DMA transfers 1 1 0 Channel 6 16-bit DMA transfers 1 1 1 Channel 7 16-bit DMA transfers

DMA CHANNEL

CHANNEL TRANSFER

DATA WIDTH

and PCGNT

As in distributed DMA, the PC Card terminal mapped to DREQ must be configured through socket DMA register 0 (offset 94h, see Section 4.35). The data transfer width is a function of channel number and the DDMA slave registers are not used. When a DREQ the I/O addresses listed in Table 3–4 and performs actions dependent upon the address.

When the PC/PCI DMA is used as a PC Card-16 DMA mechanism, it may not provide the performance levels of DDMA; however, the design of a PCI target implementing PC/PCI DMA is considerably less complex. No bus master state machine is required to support PC/PCI DMA, since the DMA control is centralized in the chipset. This DMA scheme is often referred to as centralized DMA for this reason.

3.5.11 CardBus Socket Registers

The PCI1410 contains all registers for compatibility with the latest 1997 PC Card Standard. These registers exist as the CardBus socket registers and are listed in Table 3–5.

3–10

is received from a PC Card and the channel has been granted, the PCI1410 decodes

Table 3–4. I/O Addresses Used for PC/PCI DMA

DMA I/O ADDRESS DMA CYCLE TYPE TERMINAL COUNT PCI CYCLE TYPE

00h Normal 0 I/O read/write 04h Normal TC 1 I/O read/write C0h Verify 0 I/O read C4h Verify TC 1 I/O read

3.6 Serial Bus Interface

Table 3–5. CardBus Socket Registers

Socket event 00h Socket mask 04h Socket present state 08h Socket force event 0Ch Socket control 10h Reserved 14h Reserved 18h Reserved 1Ch

Socket power management 20h

The PCI1410 provides a serial bus interface to load subsystem identification and select register defaults through a serial EEPROM and to provide a PC Card power switch interface alternative to P Power-Switch Interface (TPS2211), for details. The PCI1410 serial bus interface is compatible with various I

C. See Section 3.5.2, P2C

C and

SMBus components.

3.6.1 Serial Bus Interface Implementation

To enable the serial interface, a pullup resistor must be implemented on the VCCD0 and VCCD1 terminals and the appropriate pullup resistors must be implemented on the SDA and SCL signals, that is, the MFUNC1 and MFUNC4 terminals. When the interface is detected, bit 3 (SBDETECT) in the serial bus control and status register (offset B3h, see Section 4.50) is set. The SBDETECT bit is cleared by a writeback of 1.

The PCI1410 implements a two-pin serial interface with one clock signal (SCL) and one data signal (SDA). When pullup resistors are provided on the VCCD0 and the SDA signal is mapped to the MFUNC1 terminal. The PCI1410 drives SCL at nearly 100 kHz during data transfers, which is the maximum specified frequency for standard mode I at address A0h. Figure 3–9 illustrates an example application implementing the two-wire serial bus.

Serial

EEPROM

A2 A1 A0

SCL

SDA

and VCCD1 terminals, the SCL signal is mapped to the MFUNC4 terminal

C. The serial EEPROM must be located

PCI1410

VCCD0 VCCD1

MFUNC4 MFUNC1

5 V

Figure 3–9. Serial EEPROM Application

Some serial device applications may include PC Card power switches, ZV source switches, card ejectors, or other devices that may enhance the user’s PC Card experience. The serial EEPROM device and PC Card power switches are discussed in the sections that follow.

3.6.2 Serial Bus Interface Protocol

The SCL and SDA signals are bidirectional, open-drain signals and require pullup resistors as shown in Figure 3–9. The PCI1410 supports up to 100 Kb/s data transfer rate and is compatible with standard mode I addressing.

C using 7-bit

3–11

All data transfers are initiated by the serial bus master. The beginning of a data transfer is indicated by a start condition, which is signalled when the SDA line transitions to a low state while SCL is in the high state, as illustrated in Figure 3–10. The end of a requested data transfer is indicated by a stop condition, which is signalled by a low-to-high transition of SDA while SCL is in the high state, as shown in Figure 3–10. Data on SDA must remain stable during the high state of the SCL signal, as changes on the SDA signal during the high state of SCL are interpreted as control signals, that is, a start or a stop condition.

SDA

SCL

Start

Condition

Stop

Condition

Data Line Stable,

Data Valid

Change of

Data Allowed

Figure 3–10. Serial Bus Start/Stop Conditions and Bit Transfers

Data is transferred serially in 8-bit bytes. The number of bytes that may be transmitted during a data transfer is unlimited; however, each byte must be completed with an acknowledge bit. An acknowledge (ACK) is indicated by the receiver pulling the SDA signal low so that it remains low during the high state of the SCL signal. Figure 3–11 illustrates the acknowledge protocol.

SCL From

Master

SDA Output

By Transmitter

SDA Output By Receiver

123 789

Figure 3–11. Serial Bus Protocol Acknowledge

The PCI1410 is a serial bus master; all other devices connected to the serial bus external to the PCI1410 are slave devices. As the bus master, the PCI1410 drives the SCL clock at nearly 100 kHz during bus cycles and places SCL in a high-impedance state (zero frequency) during idle states.

Typically, the PCI1410 masters byte reads and byte writes under software control. Doubleword reads are performed by the serial EEPROM initialization circuitry upon a PCI reset and may not be generated under software control. See Section 3.6.3, Serial Bus EEPROM Application, for details on how the PCI1410 automatically loads the subsystem identification and other register defaults through a serial bus EEPROM.

Figure 3–12 illustrates a byte write. The PCI1410 issues a start condition and sends the 7-bit slave device address and the command bit zero. A 0 in the R/W

command bit indicates that the data transfer is a write. The slave device acknowledges if it recognizes the address. If there is no acknowledgment received by the PCI1410, then bit 6 is set in the serial bus control and status register (offset B3h, see Section 4.50). The word address byte is then sent by the PCI1410 and another slave acknowledgment is expected. Then the PCI1410 delivers the data byte MSB first and expects a final acknowledgment before issuing the stop condition.

3–12

Slave Address Word Address

Data Byte

Sb6 b4b5 b3 b2 b1 b0 0 b7 b6 b5 b4 b3 b2 b1 b0AA

R/W

S/P = Start/Stop ConditionA = Slave Acknowledgement

b7 b6 b4b5 b3 b2 b1 b0 A P

Figure 3–12. Serial Bus Protocol – Byte Write

Figure 3–13 illustrates a byte read. The read protocol is very similar to the write protocol except the R/W

command bit must be set to 1 to indicate a read-data transfer. In addition, the PCI1410 master must acknowledge reception of the read bytes from the slave transmitter. The slave transmitter drives the SDA signal during read data transfers. The SCL signal remains driven by the PCI1410 master.

Slave Address Word Address

Sb6 b4b5 b3 b2 b1 b0 1 b7 b6 b5 b4 b3 b2 b1 b0A

R/W

Slave Address

A b7 b6 b4b5 b3 b2 b1 b0 M P

b7 b6 b4b5 b3 b2 b1 b0 M P

b6 b4b5 b3 b2 b1 b0

Data Byte

S/P = Start/Stop ConditionA = Slave Acknowledgement

Figure 3–13. Serial Bus Protocol – Byte Read

Figure 3–14 illustrates EEPROM interface doubleword data collection protocol.

Slave Address Word Address

S1 10 0 0 0 0 0 b7 b6 b5 b4 b3 b2 b1 b0AA

Start

Data Byte 3 M

R/W

Data Byte 2 Data Byte 1 Data Byte 0 M PMM

M = Master Acknowledgement

S1 10 00001A

Restart

S/P = Start/Stop ConditionA = Slave Acknowledgement

Slave Address

R/W

Figure 3–14. EEPROM Interface Doubleword Data Collection

3.6.3 Serial Bus EEPROM Application

When the PCI bus is reset and the serial bus interface is detected, the PCI1410 attempts to read the subsystem identification and other register defaults from a serial EEPROM. The registers and corresponding bits that may be loaded with defaults through the EEPROM are provided in Table 3–6.

Table 3–6. Registers and Bits Loadable Through Serial EEPROM

OFFSET

REFERENCE

01h 40h Subsystem vendor ID, subsystem ID 31–0 02h 80h System control 31–30, 27, 26, 24, 15, 14, 6–3, 1 03h 8Ch Multifunction routing 27–0 04h 90h Retry status, card control, device control, diagnostic 31, 28–24, 22, 19–16, 15, 7, 6

PCI OFFSET REGISTER BITS LOADED FROM EEPROM

3–13

Figure 3–15 details the EEPROM data format. This format must be followed for the PCI1410 to properly load initializations from a serial EEPROM. Any undefined condition results in a terminated load and sets the ROM_ERR bit (bit 0) in the serial bus control and status register (offset B3h, see Section 4.50).

Slave Address = 1010 000

Reference(0) Word Address 00h

Byte 3 (0) Word Address 01h Byte 2 (0) Word Address 02h Byte 1 (0) Word Address 03h Byte 0 (0) Word Address 04h

RSVD RSVD RSVD

Reference(1) Word Address 08h

Reference(n) Word Address 8 × (n–1)

Byte 3 (n) Word Address 8 × (n–1) + 1 Byte 2 (n) Word Address 8 × (n–1) + 2 Byte 1 (n) Word Address 8 × (n–1) + 3 Byte 0 (n) Word Address 8 × (n–1) + 4

RSVD RSVD RSVD

EOL Word Address 8 × (n)

Figure 3–15. EEPROM Data Format

The byte at the EEPROM word address 00h must either contain a valid offset reference, as listed in Table 3–6, or an end-of-list (EOL) indicator. The EOL indicator is a byte value of FFh, and indicates the end of the data to load from the EEPROM. Only doubleword registers are loaded from the EEPROM, and all bit fields must be considered when programming the EEPROM.

The serial EEPROM is addressed at slave address 1010 000b by the PCI1410. All hardware address bits for the EEPROM should be tied to the appropriate level to achieve this address. The serial EEPROM chip in the sample application circuit (Figure 3–9) assumes the 1010b high address nibble. The lower three address bits are terminal inputs to the chip, and the sample application shows these terminal inputs tied to GND.

When a valid offset reference is read, four bytes are read from the EEPROM, MSB first, as illustrated in Figure 3–14. The address autoincrements after every byte transfer according to the doubleword read protocol. Note that the word addresses align with the data format illustrated in Figure 3–15. The PCI1410 continues to load data from the serial EEPROM until an end-of-list indicator is read. Three reserved bytes are stuffed to maintain eight-byte data structures.

Note, the eight-byte data structure is important to provide correct addressing per the doubleword read format shown in Figure 3–14. In addition, the reference offsets must be loaded in the EEPROM in sequential order, that is 01h, 02h, 03h, 04h. If the offsets are not sequential, then the registers will be loaded incorrectly.

3.6.4 Accessing Serial Bus Devices Through Software

The PCI1410 provides a programming mechanism to control serial bus devices through software. The programming is accomplished through a doubleword of PCI configuration space at offset B0h. Table 3–7 lists the registers used to program a serial bus device through software.

Table 3–7. PCI1410 Registers Used to Program Serial Bus Devices

PCI OFFSET REGISTER NAME DESCRIPTION

B0h Serial bus data Contains the data byte to send on write commands or the received data byte on read commands

The content of this register is sent as the word address on byte writes or reads. This register is not used in the quick command protocol.

Write transactions to this register initiate a serial bus transaction. The slave device address and the R/W command selector are programmed through this register.

Read data valid, general busy, and general error status are communicated through this register. In addition, the protocol select bit is programmed through this register.

3–14

B1h Serial bus index

B2h

B3h

Serial bus slave address

Serial bus control and status

To write a byte, the serial bus data register must be programmed with the data, the serial bus index register must be programmed with t h e b yte address, and the serial bus slave address register must be programmed with the 7-bit slave address (SLAVADDR field) and bit 0 (RWCMD) must be reset.

On byte reads, the byte address is programmed into the serial bus index register, the serial bus slave address register must be programmed with the 7-bit slave address (SLAVADDR field) and bit 0 (RWCMD) must be set, and bit 5 (REQBUSY) in the serial bus control and status register (see Section 4.50) must be polled until clear. Then the contents of the serial bus data register are valid read data from the serial bus interface.

3.7 Programmable Interrupt Subsystem

Interrupts provide a way for I/O devices to let the microprocessor know that they require servicing. The dynamic nature of PC Cards and the abundance of PC Card I/O applications require substantial interrupt support from the PCI1410. The PCI1410 provides several interrupt signaling schemes to accommodate the needs of a variety of platforms. The different mechanisms for dealing with interrupts in this device are based on various specifications and industry standards. The ExCA register set provides interrupt control for some 16-bit PC Card functions, and the CardBus socket register set provides interrupt control for the CardBus PC Card functions. The PCI1410 is, therefore, backward compatible with existing interrupt control register definitions, and new registers have been defined where required.

The PCI1410 detects PC Card interrupts and events at the PC Card interface and notifies the host controller using one of several interrupt signaling protocols. T o simplify the discussion of interrupts in the PCI1410, PC Card interrupts are classified as either card status change (CSC) or as functional interrupts.

The method by which any type of PCI1410 interrupt is communicated to the host interrupt controller varies from system to system. The PCI1410 offers system designers the choice of using parallel PCI interrupt signaling, parallel ISA-type IRQ interrupt signaling, or the IRQSER serialized ISA and/or PCI interrupt protocol. It is possible to use the parallel PCI interrupts in combination with either parallel IRQs or serialized IRQs, as detailed in the sections that follow. All interrupt signalling is provided through the seven multifunction terminals, MFUNC0–MFUNC6.

3.7.1 PC Card Functional and Card Status Change Interrupts

PC Card functional interrupts are defined as requests from a PC Card application for interrupt service and are indicated by asserting specially-defined signals on the PC Card interface. Functional interrupts are generated by 16-bit I/O PC Cards and by CardBus PC Cards.

Card status change (CSC)-type interrupts are defined as events at the PC Card interface that are detected by the PCI1410 and may warrant notification of host card and socket services software for service. CSC events include both card insertion and removal from PC Card sockets, as well as transitions of certain PC Card signals.

Table 3–8 summarizes the sources of PC Card interrupts and the type of card associated with them. CSC and functional int e r r u p t sources are dependent on the type of card inserted in the PC Card socket. The three types of cards that can be inserted into any PC Card socket are:

• 16-bit memory card

• 16-bit I/O card

• CardBus cards

3–15

Table 3–8. Interrupt Mask and Flag Registers

16 bit

Battery conditions

memory

All PC Cards

CARD TYPE EVENT MASK FLAG

16-bit

memory

16-bit I/O

All 16-bit

PC Cards

CardBus

Battery conditions

(BVD1, BVD2)

Wait states

(READY)

Change in card status

(STSCHG

Interrupt request

Power cycle complete Change in card status

(CSTSCHG)

Interrupt request

Power cycle complete

Card insertion or

removal

(IREQ

(CINT

)

ExCA offset 05h/805h

bits 1 and 0

ExCA offset 05h/805h

bit 2

ExCA offset 05h/805h

bit 0

Always enabled

ExCA offset 05h/805h

bit 3

Socket mask

bit 0

Always enabled

Socket mask

bit 3

Socket mask

bits 2 and 1

ExCA offset 04h/804h

bits 1 and 0

ExCA offset 04h/804h

bit 2

ExCA offset 04h/804h

bit 0

PCI configuration offset 91h

bit 0

ExCA offset 04h/804h

bit 3

Socket event

bit 0

PCI configuration offset 91h

bit 0

Socket event

bit 3

Socket event

bits 2 and 1

Functional interrupt events are valid only for 16-bit I/O and CardBus cards; that is, the functional interrupts are not valid for 16-bit memory cards. Furthermore, card insertion and removal-type CSC interrupts are independent of the card type. Table 3–9 describes the PC Card interrupt events.

Table 3–9. PC Card Interrupt Events and Description

CARD TYPE EVENT TYPE SIGNAL DESCRIPTION

A transition on BVD1 indicates a change in the PC Card battery conditions.

A transition on BVD2 indicates a change in the PC Card battery conditions.

A transition on READY indicates a change in the ability of the memory PC Card to accept or provide data.

The assertion of STSCHG indicates a status change on the PC Card.

The assertion of IREQ indicates an interrupt request from the PC Card.

The assertion of CSTSCHG indicates a status change on the PC Card.

The assertion of CINT indicates an interrupt request from the PC Card.

A transition on either CD1//CCD1 or CD2//CCD2 indicates an insertion or removal of a 16-bit or CardBus PC Card.

An interrupt is generated when a PC Card power-up cycle has completed.

16-bit

memory

16-bit I/O

CardBus

All PC Cards

Battery conditions

(BVD1, BVD2)

Wait states

(READY)

Change in card

status (STSCHG)

Interrupt request

(IREQ)

Change in card

status (CSTSCHG)

Interrupt request

(CINT

)

Card insertion

or removal

Power cycle

complete

BVD1(STSCHG)//CSTSCHG

CSC

BVD2(SPKR)//CAUDIO

CSC READY(IREQ)//CINT

CSC BVD1(STSCHG)//CSTSCHG

Functional READY(IREQ)//CINT

CSC BVD1(STSCHG)//CSTSCHG

Functional READY(IREQ)//CINT

CSC

CSC N/A

CD1//CCD1,

CD2

//CCD2

The naming convention for PC Card signals describes the function for 16-bit memory, I/O cards, and CardBus. For example, READY(IREQ

)//CINT includes READY for 16-bit memory cards, IREQ for 16-bit I/O cards, and CINT for CardBus cards. The 16-bit memory card signal name is first, with the I/O card signal name second, enclosed in parentheses. The CardBus signal name follows after a double slash (//).

3–16

The 1997 PC Card Standard describes the power-up sequence that must be followed by the PCI1410 when an insertion event occurs and the host requests that the socket V

and VPP be powered. Upon completion of this

power-up sequence, the PCI1410 interrupt scheme can be used to notify the host system (see Table 3–9), denoted by the power cycle complete event. This interrupt source is considered a PCI1410 internal event because it depends on the completion of applying power to the socket rather than on a signal change at the PC Card interface.

3.7.2 Interrupt Masks and Flags

Host software may individually mask (or disable) most of the potential interrupt sources listed in Table 3–9 by setting the appropriate bits in the PCI1410. By individually masking the interrupt sources listed, software can control those events that cause a PCI1410 interrupt. Host software has some control over the system interrupt the PCI1410 asserts by programming the appropriate routing registers. The PCI1410 allows host software to route PC Card CSC and PC Card functional interrupts to separate system interrupts. Interrupt routing somewhat specific to the interrupt signaling method used is discussed in more detail in the following sections.

When an interrupt is signaled by the PCI1410, the interrupt service routine must determine which of the events listed in Table 3–8 caused the interrupt. Internal registers in the PCI1410 provide flags that report the source of an interrupt. By reading these status bits, the interrupt service routine can determine the action to be taken.

Table 3–8 details the registers and bits associated with masking and reporting potential interrupts. All interrupts can be masked except the functional PC Card interrupts, and an interrupt status flag is available for all types of interrupts.

Notice that there is not a mask bit to stop the PCI1410 from passing PC Card functional interrupts through to the appropriate interrupt scheme. These interrupts are not valid until the card is properly powered, and there should never be a card interrupt that does not require service after proper initialization.

Table 3–8 lists the various methods of clearing the interrupt flag bits. The flag bits in the ExCA registers (16-bit PC Card-related interrupt flags) can be cleared using two different methods. One method is an explicit write of 1 to the flag bit to clear and the other is by reading the flag bit register. The selection of flag bit clearing is made by bit 2 (IFCMODE) in the ExCA global control register (see Section 5.20), located at ExCA offset 1Eh/81Eh, and defaults to the flag cleared on read method.

The CardBus-related interrupt flags can be cleared by an explicit write of 1 to the interrupt flag in the socket force event register (see Section 6.4). Although some of the functionality is shared between the CardBus registers and the ExCA registers, software should not program the chip through both register sets when a CardBus card is functioning.

3.7.3 Using Parallel IRQ Interrupts

The seven multifunction terminals, MFUNC6–MFUNC0, implemented in the PCI1410 may be routed to obtain a subset of th e I S A IRQs . The IRQ choices provide ultimate flexibility in PC Card host interruptions. To use the parallel ISA type IRQ interrupt signaling, software must program the device control register (offset 92h, see Section 4.33), located at PCI offset 92h, to select the parallel IRQ signaling scheme. See Section 4.30, Multifunction Routing Register, for details on configuring the multifunction terminals.

A system using parallel IRQs requires (at a minimum) one PCI terminal, INTA is dictated by certain card and socket services software. The INTA for INTA

signaling. This leaves (at a maximum) six different IRQs to support legacy 16-bit PC Card functions.

requirement calls for routing the MFUNC0 terminal

As an example, suppose the six IRQs used by legacy PC Card applications are IRQ3, IRQ4, IRQ5, IRQ10, IRQ11, and IRQ15. The multifunction routing register must be programmed to a value of 0FBA 5432h. This value routes the MFUNC0 terminal to INTA that INTA

must also be routed to the programmable interrupt controller (PIC), or to some circuitry that provides parallel

signaling and routes the remaining terminals as illustrated in Figure 3–16. Not shown is

PCI interrupts to the host.

, to signal CSC events. This requirement

3–17

PCI1410 PIC

MFUNC1 MFUNC2 MFUNC3 MFUNC4 MFUNC5 MFUNC6

IRQ3 IRQ4 IRQ5 IRQ10 IRQ11 IRQ15

Figure 3–16. IRQ Implementation

Power-on software is responsible for programming the multifunction routing register to reflect the IRQ configuration of a system implementing the PCI1410. See Section 4.30, Multifunction Routing Register,

for details on configuring

the multifunction terminals. The parallel ISA type IRQ signaling from the MFUNC6–MFUNC0 terminals is compatible with those input directly into

the 8259 PIC. The parallel IRQ option is provided for system designs that require legacy ISA IRQs. Design constraints may demand more MFUNC6–MFUNC0 IRQ terminals than the PCI1410 makes available.

3.7.4 Using Parallel PCI Interrupts

Parallel PCI interrupts are available when exclusively in parallel PCI interrupt mode, parallel ISA IRQ signaling mode, and when only IRQs are serialized with the IRQSER protocol. The socket function interrupts are routed to INTA (MFUNC0).

3.7.5 Using Serialized IRQSER Interrupts

The serialized interrupt protocol implemented in the PCI1410 uses a single terminal to communicate all interrupt status information to the host controller. The protocol defines a serial packet consisting of a start cycle, multiple interrupt indication cycles, and a stop cycle. All data in the packet is synchronous with the PCI clock. The packet data describes 16 parallel ISA IRQ signals and the optional 4 PCI interrupts INTA

, INTB, INTC, and INTD. For details on

the IRQSER protocol refer to the document Serialized IRQ Support for PCI Systems.

3.7.6 SMI Support in the PCI1410

The PCI1410 provides a mechanism for interrupting the system when power changes have been made to the PC Card socket interfaces. The interrupt mechanism is designed to fit into a system maintenance interrupt (SMI) scheme. SMI interrupts are generated by the PCI1410, when enabled, after a write cycle to either the socket control register (see Section 6.5) of the CardBus register set or the ExCA power control register (ExCA offset 02h, see Section 5.3) causes a power cycle change sequence sent on the power switch interface.

The SMI control is programmed through three bits in the system control register (offset 80h, see Section 4.29). These bits are SMIROUTE (bit 26), SMISTATUS (bit 25), and SMIENB (bit 24). Table 3–10 describes the SMI control bits function.

Table 3–10. SMI Control

BIT NAME FUNCTION

SMIROUTE This shared bit controls whether the SMI interrupts are sent as a CSC interrupt or as IRQ2. SMISTATUS This socket-dependent bit is set when an SMI interrupt is pending. This status flag is cleared by writing back a 1. SMIENB When set, SMI interrupt generation is enabled.

If CSC SMI interrupts are selected, then the SMI interrupt is sent as the CSC. The CSC interrupt can be either level or edge mode, depending upon the CSCMODE bit (bit 1) in the ExCA global control register (ExCA offset 1Eh, see Section 5.20).

If IRQ2 is selected by SMIROUTE, then the IRQSER signaling protocol supports SMI signaling in the IRQ2 IRQ/Data slot. In a parallel ISA IRQ system, the support for an active low IRQ2 is provided only if IRQ2 is routed to either MFUNC1, MFUNC3, or MFUNC6 through the multifunction routing register (offset 8Ch, see Section 4.30).

3–18

3.8 Power Management Overview

In addition to the low-power CMOS technology process used for the PCI1410, various features are designed into the device to allow implementation of popular power-saving techniques. These features and techniques are discussed in this section.

3.8.1 Clock Run Protocol

The PCI CLKRUN feature is the primary method of power management on the PCI interface of the PCI1410. CLKRUN signalling is provided through the MFUNC6 terminal. Since some chip sets do not implement CLKRUN, this is not always available to the system designer, and alternate power-saving features are provided. For details on the CLKRUN

The PCI1410 does not permit the central resource to stop the PCI clock under any of the following conditions:

The PCI1410 restarts the PCI clock using the CLKRUN protocol under any of the following conditions:

protocol see the PCI Mobile Design Guide.

• Bit 1 (KEEPCLK) in the system control register (offset 80h, see Section 4.29) is set.

• The PC Card-16 resource manager is busy.

• The PCI1410 CardBus master state machine is busy. A cycle may be in progress on CardBus.

• The PCI1410 master is busy. There may be posted data from CardBus to PCI in the PCI1410.

• Interrupts are pending.

• The CardBus CCLK for either socket has not been stopped by the PCI1410 CCLKRUN

• A PC Card-16 IREQ or a CardBus CINT has been asserted.

manager.

• A CardBus CBWAKE (CSTSCHG) or PC Card-16 STSCHG

• A CardBus attempts to start the CCLK using CCLKRUN

• A CardBus card arbitrates for the CardBus bus using CREQ

• A 16-bit DMA PC Card asserts DREQ

/RI event occurs.

3.8.2 CardBus PC Card Power Management

The PCI1410 implements its own card power management engine that can turn off the CCLK to a socket when there is no activity to the CardBus PC Card. The PCI clock-run protocol is followed on the CardBus CCLKRUN to control this clock management.

interface

3.8.3 16-Bit PC Card Power Management

The COE bit (bit 7) of the ExCA power control register (ExCA offset 02h, see Section 5.3) and PWRDWN bit (bit 0) of the ExCA global control register (ExCA offset1Eh, see Section 5.20) are provided for 16-bit PC Card power management. The COE bit places the card interface in a high-impedance state to save power. The power savings when using this feature are minimal. The COE bit will reset the PC Card when used, and the PWRDWN bit will not. Furthermore, the PWRDWN bit is an automatic COE, that is, the PWRDWN performs the COE function when there is no card activity.

NOTE: The 16-bit PC Card must implement the proper pullup resistors for the COE and PWRDWN modes.

3–19

3.8.4 Suspend Mode

The SUSPEND signal, provided for backward compatibility, gates the PRST (PCI reset) signal and the GRST (global reset) signal from the PCI1410. Besides gating PRST in order to minimize power consumption.

Gating PCLK does not create any issues with respect to the power switch interface in the PCI1410. This is because the PCI1410 does not depend on the PCI clock to clock the power switch interface. There are two methods to clock the power switch interface in the PCI1410:

• Use an external clock to the PCI1410 PCLK terminal

• Use the internal oscillator

and GRST, SUSPEND also gates PCLK inside the PCI1410

It should also be noted that asynchronous signals, such as card status change interrupts and RI_OUT

, can be passed to the host system without a PCI clock. However, if card status change interrupts are routed over the serial interrupt stream, then the PCI clock will have to be restarted in order to pass the interrupt, because neither the internal oscillator nor an external clock is routed to the serial interrupt state machine. Figure 3–17 is a logic diagram.

xRST

SUSPEND

GNT

PCLK

SUSPENDIN

xRSTIN

PCI1410

Core

PCLKIN

Figure 3–17. Suspend Logic Diagram

Figure 3–18 is a signal diagram of the suspend function.

3–20

xRST

GNT

SUSPEND

PCLK

xRSTIN

SUSPENDIN

PCLKIN

External Terminals

Internal Signals

Figure 3–18. Signal Diagram of Suspend Function

3.8.5 Requirements for Suspend Mode

The suspend mode prevents the clearing of all register contents on the assertion of reset (PRST or GRST) which would require the reconfiguration of the PCI1410 by software. Asserting the SUSPEND

signal places the controller PCI outputs in a high impedance state and gates the PCLK signal internally to the controller unless a PCI transaction is currently in process (GNT SUSPEND

is asserted because the outputs are in a high-impedance state.

The GPIOs, MFUNC signals, and RI_OUT

is asserted). It is important that the PCI bus not be parked on the PCI1410 when

signals are all active during SUSPEND, unless they are disabled in the

appropriate PCI1410 registers.

3.8.6 Ring Indicate

The RI_OUT output is an important feature in power management, allowing a system to go into a suspended mode and wake up on modem rings and other card events. TI-designed flexibility permits this signal to fit wide platform requirements. RI_OUT

• A 16-bit PC Card modem in a powered socket asserts RI incoming call.

• A powered down CardBus card asserts CSTSCHG (CBWAKE) requesting system and interface wake-up.

• A powered CardBus card asserts CSTSCHG from the insertion/removal of cards or change in battery

voltage levels.

on the PCI1410 can be asserted under any of the following conditions:

to indicate to the system the presence of an

Figure 3–19 shows various enable bits for the PCI1410 RI_OUT

function; however, it does not show the masking of

CSC events. See Table 3–8 for a detailed description of CSC interrupt masks and flags.

3–21

RI_OUT Function

PC Card

Socket

Card

I/F

CSTSMASK

RINGEN

CDRESUME

RIENB

RI_OUT

Figure 3–19. RI_OUT Functional Diagram

from the 16-bit PC Card interface is masked by bit 7 (RINGEN) in the ExCA interrupt and general control register

RI (ExCA offset 03h, see Section 5.4). This is programmed on a per-socket basis and is only applicable when a 16-bit card is powered in the socket.

The CBWAKE signaling to RI_OUT

is enabled through the same mask as the CSC event for CSTSCHG. The mask bit (bit 0, CSTSMASK) is programmed through the socket mask register (CardBus offset 04h, see Section 6.2) in the CardBus socket registers.

3.8.7 PCI Power Management

The PCI Bus Power Management Interface Specification for PCI to CardBus Bridges establishes the infrastructure required to let the operating system control the power of PCI functions. This is done by defining a standard PCI interface and operations to manage the power of PCI functions on the bus. The PCI bus and the PCI functions can be assigned one of four software-visible power management states that result in varying levels of power savings.

The four power management states of PCI functions are:

• D0 – Fully-on state

• D1 and D2 – Intermediate states

• D3 – Off state

Similarly , b u s power states of the PCI bus are B0–B3. The bus power states B0–B3 are derived from the device power state of the originating bridge device.

For the operating system (OS) to power manage the device power states on the PCI bus, the PCI function should support four power management operations. These operations are:

• Capabilities reporting

• Power status reporting

• Setting the power state

• System wake up

The OS identifies the capabilities of the PCI function by traversing the new capabilities list. The presence of capabilities in addition to the standard PCI capabilities is indicated by a 1 in bit 4 (CAPLIST) of the status register (offset 06h, see Section 4.5).

The capabilities pointer provides access to the first item in the linked list of capabilities. For the PCI1410, a CardBus bridge with PCI configuration space header type 2, the capabilities pointer is mapped to an offset of 14h. The first byte of each capability register block is required to be a unique ID of that capability. PCI power management has been assigned an ID o f 01h. The next byte is a pointer to the next pointer item in the list of capabilities. If there are no more items in the list, then the next item pointer should be set to 0. The registers following the next item pointer are specific to the capabilities of their corresponding power management functions. The PCI power management capability implements the register block outlined in Table 3–11.

3–22

Table 3–11. Power Management Registers

Power management capabilities Next-item pointer Capability ID A0h

PM data

PMCSR bridge support

extensions

Power management control/status A4h

The power management capabilities register (offset A2h, see Section 4.39) provides information on the capabilities of the function related to power management. The power management control/status register (offset A4h, see Section 4.40) enables control of power management states and enables/monitors power management events. The data register is an optional register that can provide dynamic data.

For more information on PCI power management, see the PCI Bus Power Management Interface Specification for PCI to CardBus Bridges.

3.8.8 CardBus Bridge Power Management

The PCI Bus Power Management Interface Specification for PCI to CardBus Bridges was approved by PCMCIA in December of 1997. This specification follows the device and bus state definitions provided in the PCI Bus Power Management Interface Specification published by the PCI Special Interest Group (SIG). The main issue addressed in the PCI Bus Power Management Interface Specification for PCI to CardBus Bridges is wake-up from D3 without losing wake-up context (also called PME context).

The specific issues addressed by the PCI Bus Power Management Interface Specification for PCI to CardBus Bridges for D3 wake up are as follows:

• Preservation of device context: The specification states that a reset must occur when transitioning from D3 to D0. Some method to preserve wake-up context must be implemented so that the reset does not clear the PME

context registers.

hot

or D3

cold

• Power source in D3

if wake-up support is required from this state.

cold

The Texas Instruments PCI1410 addresses these D3 wake-up issues in the following manner:

• Two resets are provided to handle preservation of PME – Global reset (GRST

) is used only on the initial boot up of the system after power up. It places the

context bits:

PCI1410 in its default state and requires BIOS to configure the device before becoming fully functional.

– PCI reset (PRST

enabled, then PME PCI reset. Please see the master list of PME

• Power source in D3 auxiliary power source must be supplied to the PCI1410 V

) now has dual functionality based on whether PME is enabled or not. If PME is

context is preserved. If PME is not enabled, then PRST acts the same as a normal

context bits in Section 3.8.10.

if wake-up support is required from this state. Since VCC is removed in D3

cold

pins. Consult the PCI14xx Implementation

cold

, an

Guide for D3 Wake-Up or the PCI Power Management Interface Specification for PCI to CardBus Bridges for further information.

3.8.9 ACPI Support

The Advanced Configuration and Power Interface (ACPI) Specification provides a mechanism that allows unique pieces of hardware to be described to the ACPI driver. The PCI1410 offers a generic interface that is compliant with ACPI design rules.

Two doublewords of general-purpose ACPI programming bits reside in PCI1410 PCI configuration space at offset A8h. The pr o gramming model is broken into status and control functions. In compliance with ACPI, the top level event status and enable bits reside in general-purpose event status (offset A8h, see Section 4.43) and general-purpose event enable (offset AAh, see Section 4.44) registers. The status and enable bits are implemented as defined by ACPI and illustrated in Figure 3–20.

3–23

Status Bit

Event Input

Enable Bit

Event Output

Figure 3–20. Block Diagram of a Status/Enable Cell

The status and enable bits generate an event that allows the ACPI driver to call a control method associated with the pending status bit. The control method can then control the hardware by manipulating the hardware control bits or by investigating child status bits and calling their respective control methods. A hierarchical implementation would be somewhat limiting, however, as upstream devices would have to remain in some level of power state to report events.

For more information of ACPI, see the Advanced Configuration and Power Interface (ACPI) Specification.

3.8.10 Master List of PME Context Bits and Global Reset Only Bits

If the PME enable bit (bit 8) of the power management control/status register (PCI offset A4h, see Section 4.40) is asserted, then the assertion of PRST then the PME

context bits are cleared with PRST. The PME context bits are:

• Bridge control register (PCI offset 3Eh, see Section 4.25): bit 6

• Power management capabilities register (PCI offset A2h, see Section 4.39): bit 15

• Power management control/status register (PCI offset A4h, see Section 4.40): bits 15, 8

• ExCA power control register (ExCA offset 802h, see Section 5.3): bits 4, 3, 1, 0

• ExCA interrupt and general control (ExCA offset 803h, see Section 5.4): bits 6, 5

• ExCA card status-change-interrupt configuration register (ExCA offset 805h, see Section 5.6): bits 3–0

• CardBus socket event register (CardBus offset 00h, see Section 6.1): bits 3–0

• CardBus socket mask register (CardBus offset 04h, see Section 6.2): bits 3–0

• CardBus socket present state register (CardBus offset 08h, see Section 6.3): bits 13–10, 7, 5–0

• CardBus socket control register (CardBus offset 10h, see Section 6.5): bits 6–4, 2–0

will not clear the following PME context bits. If the PME enable bit is not asserted,

Global reset will place all registers in their default state regardless of the state of the PME is gated only by the SUSPEND thus preserving all register contents. The registers cleared by GRST

signal. This means that assertion of SUSPEND blocks the GRST signal internally,

are:

enable bit. The GRST signal

• Subsystem vendor ID (PCI offset 40h, see Section 4.26): bits 15–0

• Subsystem ID (PCI offset 42h, see Section 4.27): bits 15–0

• PC Card 16-bit legacy mode base address register (PCI offset 44h): bits 31–1

• System control register (PCI offset 80h, see Section 4.29): bits 31, 30, 27, 26, 24–14, 7–0

• Multifunction routing register (PCI offset 8Ch, see Section 4.30): bits 27–0

• Retry status register (PCI offset 90h, see Section 4.31): bits 7, 6, 3, 1

• Card control register (PCI offset 91h, see Section 4.32): bits 7–5, 2–0

• Device control register (PCI offset 92h, see Section 4.33): bits 7–5, 3–0

• Diagnostic register (PCI offset 93h, see Section 4.34): bits 7–0

• Socket DMA register 0 (PCI offset 94h, see Section 4.35): bits 1–0

• Socket DMA register 1 (PCI offset 98h, see Section 4.36): bits 15–4, 2–0

• General-purpose event enable register (PCI offset AAh, see Section 4.44): bits 15, 11, 8, 4–0

• General-purpose output (PCI offset AEh, see Section 4.46): bits 4–0

• Serial bus data (PCI offset B0h, see Section 4.47): bits 7–0

• Serial bus index (PCI offset B1h, see Section 4.48): bits 7–0

• Serial bus slave address register (PCI offset B2h, see Section 4.49): bits 7–0

• Serial bus control and status register (PCI offset B3h, see Section 4.50): bits 7, 2

• ExCA identification and revision register (ExCA offset 00h, see Section 5.1): bits 7–0

• ExCA card status change register (ExCA offset 804h, see Section 5.5): bits 3–0

• ExCA global control register (ExCA offset 1Eh, see Section 5.20): bits 3–0

3–24

4 PC Card Controller Programming Model

This section describes the PCI1410 PCI configuration registers that make up the 256-byte PCI configuration header for each PCI1410 function. As noted, some bits are global in nature and are accessed only through function 0.

4.1 PCI Configuration Registers

The configuration header is compliant with the PCI Local Bus Specification as a CardBus bridge header and is PC 99 compliant as well. Table 4–1 shows the PCI configuration header , which includes both the predefined portion of the configuration space and the user-definable registers.

Table 4–1. PCI Configuration Registers

Device ID Vendor ID 00h

Status Command 04h

PCI class code Revision ID 08h

BIST Header type Latency timer Cache line size 0Ch

CardBus socket/ExCA base-address 10h

Secondary status Reserved Capability pointer 14h

CardBus latency timer Subordinate bus number CardBus bus number PCI bus number 18h

Memory base register 0 1Ch

Memory limit register 0 20h

Memory base register 1 24h

Memory limit register 1 28h

I/O base register 0 2Ch

I/O limit register 0 30h

I/O base register 1 34h

I/O limit register 1 38h

Bridge control Interrupt pin Interrupt line 3Ch

Subsystem ID Subsystem vendor ID 40h

PC Card 16-bit I/F legacy-mode base address 44h

Reserved 48h–7Ch

System control 80h

Reserved 84h–88h

Multifunction routing 8Ch

Diagnostic Device control Card control Retry status 90h

Socket DMA register 0 94h Socket DMA register 1 98h

Reserved 9Ch

Power management capabilities Next-item pointer Capability ID A0h

Power management

Power management data

General-purpose event enable General-purpose event status A8h

General-purpose output General-purpose input ACh

Serial bus control and

status

control/status bridge

support extensions

Serial bus slave address Serial bus index Serial bus data B0h

Reserved B4h–FCh

Power management control/status A4h

4–1

A bit description table, typically included when a register contains bits of more than one type or purpose, indicates bit field names, a detailed field description, and field access tags, which appear in the type column of the bit description table. Table 4–2 describes the field access tags.

Table 4–2. Bit Field Access Tag Descriptions

ACCESS TAG NAME MEANING

R Read Field may be read by software.

W Write Field may be written by software to any value.

S Set Field may be set by a write of 1. Writes of 0 have no effect. C Clear Field may be cleared by a write of 1. Writes of 0 have no effect. U Update Field may be autonomously updated by the PCI1410.

†

A bit may display either of two types of behavior when read. After having been read it can maintain the value it had previously, or the read process can cause it to be reset to 0.

†

4.2 Vendor ID Register

This 16-bit register contains a value allocated by the PCI Special Interest Group (SIG) and identifies the manufacturer of the PCI device. The vendor ID assigned to TI is 104Ch.

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name Vendor ID Type R R R R R R R R R R R R R R R R Default 0 0 0 1 0 0 0 0 0 1 0 0 1 1 0 0

4.3 Device ID Register

This 16-bit register contains a value assigned to the PCI1410 by TI. The device identification for the PCI1410 is AC50h.

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name Device ID Type R R R R R R R R R R R R R R R R Default 1 0 1 0 1 1 0 0 0 1 0 1 0 0 0 0

4–2

4.4 Command Register

The command register provides control over the PCI1410 interface to the PCI bus. All bit functions adhere to the definitions in PCI Local Bus Specification. See Table 4–3 for the complete description of the register contents.

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name Command Type R R R R R R R R/W R R/W R/W R R R/W R/W R/W Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Table 4–3. Command Register

BIT SIGNAL TYPE FUNCTION

15–10 RSVD R Reserved. Bits 15–10 return 0s when read.

9 FBB_EN R

8 SERR_EN R/W

7 STEP_EN R

6 PERR_EN R/W

5 VGA_EN R/W

4 MWI_EN R

3 SPECIAL R

2 MAST_EN R/W

1 MEM_EN R/W

0 IO_EN R/W

Fast back-to-back enable. The PCI1410 does not generate fast back-to-back transactions; therefore, bit 9 returns 0 when read.

System error (SERR) enable. Bit 8 controls the enable for the SERR driver on the PCI interface. SERR can be asserted after detecting an address parity error on the PCI bus. Both bits 8 and 6 must be set for the PCI1410 to report address parity errors.

0 = Disable SERR 1 = Enable SERR

Address/data stepping control. The PCI1410 does not support address/data stepping; therefore, bit 7 is hardwired to 0.

Parity error r esponse enable. Bit 6 controls the response of the PCI1410 to parity errors through PERR. Data parity errors are indicated by asserting PERR

SERR

0 = PCI1410 ignores detected parity error (default) 1 = PCI1410 responds to detected parity errors

VGA palette snoop. When bit 5 is set to 1, palette snooping is enabled (that is, the PCI1410 does not respond to palette register writes and snoops the data). When bit 5 is 0, the PCI1410 treats all palette accesses like all other accesses.

Memory write and invalidate enable. Bit 4 controls whether a PCI initiator device can generate memory write and invalidate commands. The PCI1410 controller does not support memory write and invalidate commands, it uses memory write commands instead; therefore, this bit is hardwired to 0.

Special cycles. Bit 3 controls whether or not a PCI device ignores PCI special cycles. The PCI1410 does not respond to special cycle operations; therefore, this bit is hardwired to 0.

Bus master control. Bit 2 controls whether or not the PCI1410 can act as a PCI bus initiator (master). The PCI1410 can take control of the PCI bus only when this bit is set.

0 = Disables the ability of the PCI1410 to generate PCI bus accesses (default) 1 = Enables the ability of the PCI1410 to generate PCI bus accesses

Memory space enable. Bit 1 controls whether or not the PCI1410 can claim cycles in PCI memory space.

0 = Disables the PCI1410 from responding to memory space accesses (default) 1 = Enables the PCI1410 to respond to memory space accesses

I/O space control. Bit 0 controls whether or not the PCI1410 can claim cycles in PCI I/O space.

0 = Disables the PCI1410 from responding to I/O space accesses (default) 1 = Enables the PCI1410 to respond to I/O space accesses

output driver (default)

output driver

, whereas address parity errors are indicated by asserting

4–3

4.5 Status Register

The status register provides device information to the host system. Bits in this register may be read normally. A bit in the status register is reset when a 1 is written to that bit location; a 0 written to a bit location has no effect. All bit functions adhere to the definitions in the PCI Local Bus Specification. PCI bus status is shown through each function. See Table 4–4 for a complete description of the register contents.

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name Status Type R/C R/C R/C R/C R/C R R R/C R R R R R R R R Default 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0

Table 4–4. Status Register

BIT SIGNAL TYPE FUNCTION

15 PAR_ERR R/C Detected parity error. Bit 15 is set when a parity error is detected (either address or data). 14 SYS_ERR R/C

13 MABORT R/C

12 TABT_REC R/C

11 TABT_SIG R/C

10–9 PCI_SPEED R

8 DATAPAR R/C

7 FBB_CAP R

6 UDF R

5 66MHZ R

4 CAPLIST R

3–0 RSVD R Reserved. Bits 3–0 return 0s when read.

Signaled system error. Bit 14 is set when SERR is enabled and the PCI1410 signals a system error to the host.

Received master abort. Bit 13 is set when a cycle initiated by the PCI1410 on the PCI bus has been terminated by a master abort.

Received target abort. Bit 12 is set when a cycle initiated by the PCI1410 on the PCI bus was terminated by a target abort.

Signaled target abort. Bit 11 is set by the PCI1410 when it terminates a transaction on the PCI bus with a target abort.

DEVSEL timing. These bits encode the timing of DEVSEL and are hardwired 01b, indicating that the PCI1410 asserts PCI_SPEED at a medium speed on nonconfiguration cycle accesses.

Data parity error detected.

0 = The conditions for setting bit 8 have not been met. 1 = A data parity error occurred, and the following conditions were met:

a. PERR b. The PCI1410 was the bus master during the data parity error. c. The parity error response bit is set in the command register (offset 04h, see Section 4.4).

Fast back-to-back capable. The PCI1410 cannot accept fast back-to-back transactions; therefore, bit 7 is hardwired to 0.

User-definable feature support. The PCI1410 does not support the user-definable features; therefore, bit 6 is hardwired to 0.

66-MHz capable. The PCI1410 operates at a maximum PCLK frequency of 33 MHz; therefore, bit 5 is hardwired to 0.

Capabilities list. Bit 4 returns 1 when read. This bit indicates that capabilities in addition to standard PCI capabilities are implemented. The linked list of PCI power management capabilities is implemented in this function.

was asserted by any PCI device including the PCI1410.

4–4

4.6 Revision ID Register

The revision ID register indicates the silicon revision of the PCI1410.

Bit 7 6 5 4 3 2 1 0 Name Revision ID Type R R R R R R R R Default 0 0 0 0 0 0 0 1

4.7 PCI Class Code Register

The class code register recognizes the PCI1410 as a bridge device (06h) and CardBus bridge device (07h) with a 00h programming interface.

Bit 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name PCI class code

Base class Subclass Programming interface

Type R R R R R R R R R R R R R R R R R R R R R R R R Default 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0

4.8 Cache Line Size Register

The cache line size register is programmed by host software to indicate the system cache line size.

Bit 7 6 5 4 3 2 1 0 Name Cache line size Type R/W R/W R/W R/W R/W R/W R/W R/W Default 0 0 0 0 0 0 0 0

4–5

4.9 Latency Timer Register

The latency timer register specifies the latency timer for the PCI1410 in units of PCI clock cycles. When the PCI1410 is a PCI bus initiator and asserts FRAME before the PCI1410 transaction has terminated, then the PCI1410 terminates the transaction when its GNT

, the latency timer begins counting from zero. If the latency timer expires

deasserted.

Bit 7 6 5 4 3 2 1 0 Name Latency timer Type R/W R/W R/W R/W R/W R/W R/W R/W Default 0 0 0 0 0 0 0 0

4.10 Header Type Register

This register returns 02h when read, indicating that the PCI1410 configuration spaces adhere to the CardBus bridge PCI header. The CardBus bridge PCI header ranges from PCI register 0 to 7Fh, and 80h–FFh are user-definable extension registers.

Bit 7 6 5 4 3 2 1 0 Name Header type Type R R R R R R R R Default 0 0 0 0 0 0 1 0

4.11 BIST Register

Because the PCI1410 does not support a built-in self-test (BIST), this register returns the value of 00h when read.

Bit 7 6 5 4 3 2 1 0 Name BIST Type R R R R R R R R Default 0 0 0 0 0 0 0 0

4–6

4.12 CardBus Socket/ExCA Base-Address Register

The CardBus socket/ExCA base-address register is programmed with a base address referencing the CardBus socket registers and the memory-mapped ExCA register set. Bits 31–12 are read/write and allow the base address to be located anywhere in the 32-bit PCI memory address space on a 4-Kbyte boundary. Bits 11–0 are read-only, returning 0s when read. When software writes all 1s to this register, the value read back is FFFF F000h, indicating that at least 4K bytes of memory address space are required. The CardBus registers start at offset 000h, and the memory-mapped ExCA registers begin at offset 800h.

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Name CardBus socket/ExCA base-address Type R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name CardBus socket/ExCA base-address Type R/W R/W R/W R/W R R R R R R R R R R R R Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

4.13 Capability Pointer Register

The capability pointer register provides a pointer into the PCI configuration header where the PCI power management register block r e s i d e s . P C I header doublewords at A0h and A4h provide the power management (PM) registers. The socket has its own capability pointer register. This register returns A0h when read.

Bit 7 6 5 4 3 2 1 0 Name Capability pointer Type R R R R R R R R Default 1 0 1 0 0 0 0 0

4–7

4.14 Secondary Status Register

The secondary status register is compatible with the PCI-to-PCI bridge secondary status register and indicates CardBus-related device information to the host system. This register is very similar to the PCI status register (offset 06h); status bits are cleared by writing a 1.

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name Secondary status Type R/C R/C R/C R/C R/C R R R/C R R R R R R R R Default 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0

BIT SIGNAL TYPE FUNCTION

15 CBPARITY R/C Detected parity error. Bit 15 is set when a CardBus parity error is detected (either address or data). 14 CBSERR R/C

13 CBMABORT R/C

12 REC_CBTA R/C

11 SIG_CBTA R/C

10–9 CB_SPEED R

8 CB_DPAR R/C

7 CBFBB_CAP R

6 CB_UDF R

5 CB66MHZ R

4–0 RSVD R Reserved. Bits 4–0 return 0s when read.

Signaled system error. Bit 14 is set when CSERR is signaled by a CardBus card. The PCI1410 does not assert CSERR

Received master abort. Bit 13 is set when a cycle initiated by the PCI1410 on the CardBus bus has been terminated by a master abort.

Received target abort. Bit 12 is set when a cycle initiated by the PCI1410 on the CardBus bus is terminated by a target abort.

Signaled target abort. Bit 11 is set by the PCI1410 when it terminates a transaction on the CardBus bus with a target abort.

CDEVSEL timing. These bits encode the timing of CDEVSEL and are hardwired 01b, indicating that the PCI1410 asserts CB_SPEED at a medium speed.

CardBus data parity error detected.

0 = The conditions for setting bit 8 have not been met. 1 = A data parity error occurred and the following conditions were met:

Fast back-to-back capable. The PCI1410 cannot accept fast back-to-back transactions; therefore, bit 7 is hardwired to 0.

User-definable feature support. The PCI1410 does not support the user-definable features; therefore, bit 6 is hardwired to 0.

66-MHz capable. The PCI1410 CardBus interface operates at a maximum CCLK frequency of 33 MHz; therefore, bit 5 is hardwired to 0.

See Table 4–5 for a complete description of the register contents.

Table 4–5. Secondary Status Register

a. CPERR b. The PCI1410 was the bus master during the data parity error. c. The parity error response bit is set in the bridge control.

was asserted on the CardBus interface.

4–8

4.15 PCI Bus Number Register

This register is programmed by the host system to indicate the bus number of the PCI bus to which the PCI1410 is connected. The PCI1410 uses this register in conjunction with the CardBus bus number and subordinate bus number registers to determine when to forward PCI configuration cycles to its secondary buses.

Bit 7 6 5 4 3 2 1 0 Name PCI bus number Type R/W R/W R/W R/W R/W R/W R/W R/W Default 0 0 0 0 0 0 0 0

4.16 CardBus Bus Number Register

This register is programmed by the host system to indicate the bus number of the CardBus bus to which the PCI1410 is connected. The PCI1410 uses this register in conjunction with the PCI bus number and subordinate bus number registers to determine when to forward PCI configuration cycles to its secondary buses.

Bit 7 6 5 4 3 2 1 0 Name CardBus bus number Type R/W R/W R/W R/W R/W R/W R/W R/W Default 0 0 0 0 0 0 0 0

4.17 Subordinate Bus Number Register

This register is programmed by the host system to indicate the highest-numbered bus below the CardBus bus. The PCI1410 uses this register in conjunction with the PCI bus number and CardBus bus number registers to determine when to forward PCI configuration cycles to its secondary buses.

Bit 7 6 5 4 3 2 1 0 Name Subordinate bus number Type R/W R/W R/W R/W R/W R/W R/W R/W Default 0 0 0 0 0 0 0 0

4–9

4.18 CardBus Latency Timer Register

This register is programmed by the host system to specify the latency timer for the PCI1410 CardBus interface in units of CCLK cycles. When the PCI1410 is a CardBus initiator and asserts CFRAME

, the CardBus latency timer begins counting. If the latency timer expires before the PCI1410 transaction has terminated, then the PCI1410 terminates the transaction at the end of the next data phase. A recommended minimum value for this register is 20h, which allows most transactions to be completed.

Bit 7 6 5 4 3 2 1 0 Name CardBus latency timer Type R/W R/W R/W R/W R/W R/W R/W R/W Default 0 0 0 0 0 0 0 0

4.19 Memory Base Registers 0, 1

The memory base registers indicate the lower address of a PCI memory address range. These registers are used by the PCI1410 to determine when to forward a memory transaction to the CardBus bus and when to forward a CardBus cycle to PCI. Bits 31–12 of these registers are read/write and allow the memory base to be located anywhere in the 32-bit PCI memory space on 4-Kbyte boundaries. Bits 11–0 are read-only and always return 0s. Write transactions to these bits have no effect. Bits 8 and 9 of the bridge control register (offset 3Eh, see Section 4.25) specify whether memory windows 0 and 1 are prefetchable or nonprefetchable. The memory base register or the memory limit register must be nonzero for the PCI1410 to claim any memory transactions through the CardBus memory windows (that is, these windows are not enabled by default to pass the first 4K bytes of memory to CardBus).

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Name Memory base registers 0, 1 Type R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name Memory base registers 0, 1 Type R/W R/W R/W R/W R R R R R R R R R R R R Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Register: Memory base register 0 Offset: 1Ch Register: Memory base register 1 Offset: 24h Type: Read-only, Read/Write Default: 0000 0000h

4–10

4.20 Memory Limit Registers 0, 1

The memory limit registers indicate the upper address of a PCI memory address range. These registers are used by the PCI1410 to determine when to forward a memory transaction to the CardBus bus and when to forward a CardBus cycle to PCI. Bits 31–12 of these registers are read/write and allow the memory base to be located anywhere in the 32-bit PCI memory space on 4-Kbyte boundaries. Bits 11–0 are read-only and always return 0s. Write transactions to these bits have no effect. Bits 8 and 9 of the bridge control register specify whether memory windows 0 and 1 are prefetchable or nonprefetchable. The memory base register or the memory limit register must be nonzero for the PCI1410 to claim any memory transactions through CardBus memory windows (that is, these windows are not enabled by default to pass the first 4K bytes of memory to CardBus).

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Name Memory limit registers 0, 1 Type R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name Memory limit registers 0, 1 Type R/W R/W R/W R/W R R R R R R R R R R R R Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

4.21 I/O Base Registers 0, 1

The I/O base registers indicate the lower address of a PCI I/O address range. These registers are used by the PCI1410 to determine when to forward an I/O transaction to the CardBus bus and when to forward a CardBus cycle to the PCI bus. The lower 16 bits of these registers locate the bottom of the I/O window within a 64-Kbyte page, and the upper 16 bits (31–16) are a page register which locates this 64-Kbyte page in 32-bit PCI I/O address space. Bits 31–2 are read/write. Bits 1 and 0 are read-only and always return 0s, forcing the I/O window to be aligned on a natural doubleword boundary.

NOTE: Either the I/O base or the I/O limit register must be nonzero to enable any I/O transactions.

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Name I/O base registers 0, 1 Type R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name I/O base registers 0, 1 Type R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R R Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

4–11

4.22 I/O Limit Registers 0, 1

The I/O limit registers indicate the upper address of a PCI I/O address range. These registers are used by the PCI1410 to determine when to forward an I/O transaction to the CardBus bus and when to forward a CardBus cycle to PCI. The lower 16 bits of these registers locate the top of the I/O window within a 64-Kbyte page, and the upper 16 bits are a page register that locates this 64-Kbyte page in 32-bit PCI I/O address space. Bits 15–2 are read/write and allow the I/O limit address to be located anywhere in the 64-Kbyte page (indicated by bits 31–16 of the appropriate I/O base) on doubleword boundaries.

Bits 31–16 are read-only and always return 0s when read. The page is set in the I/O base register. Bits 1 and 0 are read-only and always return 0s, forcing I/O windows to be aligned on a natural doubleword boundary. Write transactions to read-only bits have no effect. The PCI1410 assumes that the lower 2 bits of the limit address are 1s.

NOTE: The I/O base or the I/O limit register must be nonzero to enable an I/O transaction.

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Name I/O limit registers 0, 1 Type R R R R R R R R R R R R R R R R Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name I/O limit registers 0, 1 Type R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R R Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

4.23 Interrupt Line Register

The interrupt line register communicates interrupt line routing information.

Bit 7 6 5 4 3 2 1 0 Name Interrupt line Type R/W R/W R/W R/W R/W R/W R/W R/W Default 1 1 1 1 1 1 1 1

4–12

4.24 Interrupt Pin Register

The value read from the interrupt pin register is function dependent and depends on the interrupt signaling mode, selected through bits 2–1 (INTMODE field) of the device control register (offset 92h, see Section 4.33). The PCI1410 defaults to serialized PCI and ISA interrupt mode.

Bit 7 6 5 4 3 2 1 0 Name Interrupt pin Type R R R R R R R R Default 0 0 0 0 0 0 0 1

4–13

4.25 Bridge Control Register

The bridge control register provides control over various PCI1410 bridging functions. See Table 4–6 for a complete description of the register contents.

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name Bridge control Type R R R R R R/W R/W R/W R/W R/W R/W R R/W R/W R/W R/W Default 0 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0

Table 4–6. Bridge Control Register

BIT SIGNAL TYPE FUNCTION

15–11 RSVD R Reserved. Bits 15–11 return 0s when read.

Write posting enable. Enables write posting to and from the CardBus sockets. Write posting enables

10 POSTEN R/W

9 PREFETCH1 R/W

8 PREFETCH0 R/W

7 INTR R/W

6 CRST R/W

5 MABTMODE R/W

4 RSVD R Reserved. Bit 4 returns 0 when read. 3 VGAEN R/W

2 ISAEN R/W

1 CSERREN R/W

0 CPERREN R/W

posting of write data on burst cycles. Operating with write posting disabled inhibits performance on burst cycles. Note that burst write data can be posted, but various write transactions may not.

Memory window 1 type. Bit 9 specifies whether or not memory window 1 is prefetchable. This bit is socket dependent. Bit 9 is encoded as:

0 = Memory window 1 is nonprefetchable. 1 = Memory window 1 is prefetchable (default).

Memory window 0 type. Bit 8 specifies whether or not memory window 0 is prefetchable. This bit is encoded as:

0 = Memory window 0 is nonprefetchable. 1 = Memory window 0 is prefetchable (default).

PCI interrupt – IREQ routing enable. Bit 7 selects whether PC Card functional interrupts are routed to PCI interrupts or to the IRQ specified in the ExCA registers.

0 = Functional interrupts routed to PCI interrupts (default) 1 = Functional interrupts routed by ExCAs

CardBus reset. When bit 6 is set, CRST is asserted on the CardBus interface. CRST can also be asserted by passing a PRST

0 = CRST 1 = CRST

Master abort mode. Bit 5 controls how the PCI1410 responds to a master abort when the PCI1410 is an initiator on the CardBus interface.

0 = Master aborts not reported (default) 1 = Signal target abort on PCI and SERR

VGA enable. Bit 3 affects how the PCI1410 responds to VGA addresses. When this bit is set, accesses to VGA addresses are forwarded.

ISA mode enable. Bit 2 affects how the PCI1410 passes I/O cycles within the 64-Kbyte ISA range. This bit is not common between sockets. When this bit is set, the PCI1410 does not forward the last 768 bytes of each 1K I/O range to CardBus.

CSERR enable. Bit 1 controls the response of the PCI1410 to CSERR signals on the CardBus bus. This bit is common between the two sockets.

0 = CSERR 1 = CSERR

CardBus parity error response enable. Bit 0 controls the response of the PCI1410 to CardBus parity errors. This bit is common between the two sockets.

0 = CardBus parity errors are ignored. 1 = CardBus parity errors are reported using CPERR

assertion to CardBus. deasserted asserted (default)

(if enabled)

is not forwarded to PCI SERR. is forwarded to PCI SERR.

4–14

4.26 Subsystem Vendor ID Register

The subsystem vendor ID register is used for system and option-card identification purposes and may be required for certain operating systems. This register is read-only or read/write, depending on the setting of bit 5 (SUBSYSRW) in the system control register (offset 80h, see Section 4.29).

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name Subsystem vendor ID Type R R R R R R R R R R R R R R R R Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

4.27 Subsystem ID Register

The subsystem ID register is used for system and option-card identification purposes and may be required for certain operating systems. This register is read-only or read/write, depending on the setting of bit 5 (SUBSYSRW) in the system control register (offset 80h, see Section 4.29).

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name Subsystem ID Type R R R R R R R R R R R R R R R R Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

4.28 PC Card 16-bit I/F Legacy-Mode Base-Address Register

The PCI1410 supports the index/data scheme of accessing the ExCA registers, which is mapped by this register. An address written to this register is the address for the index register and the address + 1 is the data address. Using this access method, applications requiring index/data ExCA access can be supported. The base address can be mapped anywhere in 32-bit I/O space on a word boundary; hence, bit 0 is read-only, returning 1 when read. See Section 5, ExCA Compatibility Registers, for register offsets.

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Name PC Card 16-bit I/F legacy-mode base address Type R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name PC Card 16-bit I/F legacy-mode base address Type R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1

4–15

4.29 System Control Register

System-level initializations are performed through programming this doubleword register. See Table 4–7 for a complete description of the register contents.

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Name System control Type R/W R/W R R R/W R/W R/C R/W R R/W R/W R/W R/W R/W R/W R/W Default 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name System control Type R/W R/W R R R R R R R/W R/W R/W R/W R/W R/W R/W R/W Default 1 0 0 1 0 0 0 0 0 1 1 0 0 0 0 0

4–16

Table 4–7. System Control Register

BIT SIGNAL TYPE FUNCTION

Serialized PCI interrupt routing step. Bits 31 and 30 configure the serialized PCI interrupt stream signaling and accomplish an even distribution of interrupts signaled on the four PCI interrupt slots. Bits 31 and 30 are encoded as follows:

31–30 SER_STEP R/W

29–28 RSVD R Reserved. Bits 29 and 28 return 0s when read.

27 OSEN R/W

26 SMIROUTE R/W

25 SMISTATUS R/C

24 SMIENB R/W 23 RSVD R Reserved. Bit 23 returns 0 when read.

22 CBRSVD R/W

21 VCCPROT R/W

20 REDUCEZV R/W

19 CDREQEN R/W

18–16 CDMACHAN R/W

15 MRBURSTDN R/W

14 MRBURSTUP R/W

00 = INTA 01 = INTA 10 = INTA 11 = INTA

Internal oscillator enable.

0 = Internal oscillator disabled (default) 1 = Internal oscillator enabled.

SMI interrupt routing. Bit 26 selects whether IRQ2 or CSC is signaled when a write occurs to power a PC Card socket.

0 = PC Card power change interrupts routed to IRQ2 (default) 1 = A CSC interrupt is generated on PC Card power changes.

SMI interrupt status. This bit is set when bit 24 (SMIENB) is set and a write occurs to set the socket power. Writing a 1 to bit 25 clears the status.

0 = SMI interrupt signaled (default) 1 = SMI interrupt not signaled

SMI interrupt mode enable. When bit 24 is set and a write to the socket power control occurs, the SMI interrupt signaling is enabled and generates an interrupt. This bit is shared and defaults to 0 (disabled).

CardBus reserved terminals signaling. When a CardBus card is inserted and bit 22 is set, the RSVD CardBus terminals are driven low. When this bit is 0, these signals are placed in a high-impedance state.

0 = Place CardBus RSVD in a high‘–impedance state 1 = Drive Cardbus RSVD low (default)

VCC protection enable.

0 = VCC protection enabled for 16-bit cards (default) 1 = VCC protection disabled for 16-bit cards

Reduced zoomed video enable. When this bit is enabled, pins ADDR25–ADDR22 of the card interface for PC Card-16 cards are placed in the high-impedance state. This bit should not be set for normal ZV operation. This bit is encoded as:

0 = Reduced zoomed video disabled (default) 1 = Reduced zoomed video enabled

PC/PCI DMA card enable. When bit 19 is set, the PCI1410 allows 16-bit PC Cards to request PC/PCI DMA using the DREQ Section 4.35).

0 = Ignore DREQ signaling from PC Cards (default) 1 = Signal DMA request on DREQ

PC/PCI DMA channel assignment. Bits 18–16 are encoded as:

0–3 = 8-bit DMA channels 4 = Not used (default) 5–7 = 16-bit DMA channels

Memory read burst enable downstream. When bit 15 is set, memory read transactions are allowed to burst downstream.

0 = Downstream memory read burst is disabled. 1 = Downstream memory read burst is enabled (default).

Memory read burst enable upstream. When bit 14 is set, the PCI1410 allows memory read transactions to burst upstream.

0 = Upstream memory read burst is disabled (default). 1 = Upstream memory read burst is enabled.

signaled in INTA IRQSER slots signaled in INTB IRQSER slots signaled in INTC IRQSER slots signaled in INTD IRQSER slots

signaling. DREQ is selected through the socket DMA register (offset 94h, see

4–17

Table 4–7. System Control Register (Continued)

BIT SIGNAL TYPE FUNCTION

Socket activity status. When set, bit 13 indicates access has been performed to or from a PC card and

13 SOCACTIVE R

12 RSVD R Reserved. Bit 12 returns 1 when read.

11 PWRSTREAM R

10 DELAYUP R

9 DELAYDOWN R

8 INTERROGATE R

7 AUTOPWRSWEN R/W

6 PWRSAVINGS R/W

5 SUBSYSRW R/W

4 CB_DPAR R/W

3 CDMA_EN R/W

2 ExCAPower R/W

1 KEEPCLK R/W

0 RIMUX R/W

is cleared upon read of this status bit.

0 = No socket activity (default) 1 = Socket activity

Power stream in progress status bit. When set, bit 1 1 indicates that a power stream to the power switch is in progress and a powering change has been requested. This bit is cleared when the power stream is complete.

0 = Power stream is complete and delay has expired. 1 = Power stream is in progress.

Power-up delay in progress status. When set, bit 9 indicates that a power-up stream has been sent to the power switch and proper power may not yet be stable. This bit is cleared when the power-up delay has expired.

Power-down delay in progress status. When set, bit 10 indicates that a power-down stream has been sent to the power switch and proper power may not yet be stable. This bit is cleared when the power-down delay has expired.

Interrogation in progress. When set, bit 8 indicates an interrogation is in progress and clears when interrogation completes. This bit is socket dependent.

0 = Interrogation not in progress (default) 1 = Interrogation in progress

Auto power switch enable.

0 = Bit 5 (AUTOPWRSWEN) in ExCA power control register (ExCA offset 02h, see Section 5.3)

is disabled (default).

1 = Bit 5 (AUTOPWRSWEN) in ExCA power control register (ExCA offset 02h, see Section 5.3)

is enabled.

Power savings mode enable. When this bit is set, if a CB card is inserted, idle, and without a CB clock, then the applicable CB state machine will not be clocked.

Subsystem ID (see Section 4.27), subsystem vendor ID (see Section 4.26), ExCA identification and revision (see Section 5.1) registers read/write enable.

0 = Subsystem ID, subsystem vendor ID, ExCA identification and revision registers are read/write. 1 = Subsystem ID, subsystem vendor ID, ExCA identification and revision registers are read-only

(default).

CardBus data parity SERR signaling enable

0 = CardBus data parity not signaled on PCI SERR 1 = CardBus data parity signaled on PCI SERR

PC/PCI DMA enable. Bit 3 enables PC/PCI DMA when set if MFUNC0–MFUNC6 are configured for centralized DMA.

0 = Centralized DMA disabled (default) 1 = Centralized DMA enabled

ExCA power control bit. Enabled by selecting the 82365SL mode.

0 = Enables 3.3 V 1 = Enables 5 V

Keep clock. This bit works with PCI and CB CLKRUN protocols.

0 = Allows normal functioning of both CLKRUN 1 = Does not allow CB clock or PCI clock to be stopped using the CLKRUN

RI_OUT/PME multiplex enable.

0 = RI_OUT

same time, then RI_OUT

1 = Only PME

and PME are both routed to the RI_OUT/PME terminal. If both are enabled at the

has precedence over PME.

is routed to the RI_OUT/PME terminal.

protocols (default)

protocols

4–18

4.30 Multifunction Routing Register

The multifunction routing register is used to configure the MFUNC0–MFUNC6 terminals. These terminals may be configured for various functions. All multifunction terminals default to the general-purpose input configuration. This register is intended to be programmed once at power-on initialization. The default value for this register may also be loaded through a serial bus EEPROM. See Table 4–8 for a complete description of the register contents.

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Name Multifunction routing Type R R R R R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name Multifunction routing Type R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Table 4–8. Multifunction Routing Register

BIT SIGNAL TYPE FUNCTION

31–28 RSVD R Bits 31–28 return 0s when read.

Multifunction terminal 6 configuration. These bits control the internal signal mapped to the MFUNC6 terminal as follows:

27–24 MFUNC6 R/W

23–20 MFUNC5 R/W

19–16 MFUNC4 R/W

15–12 MFUNC3 R/W

11–8 MFUNC2 R/W

0000 = RSVD 0100 = IRQ4 1000 = IRQ8 1100 = IRQ12 0001 = CLKRUN 0010 = IRQ2 0110 = IRQ6 1010 = IRQ10 1110 = IRQ14 0011 = IRQ3 0111 = IRQ7 1011 = IRQ11 1111 = IRQ15

Multifunction terminal 5 configuration. These bits control the internal signal mapped to the MFUNC5 terminal as follows:

0000 = GPI4 0100 = IRQ4 1000 = CAUDPWM 1100 = LED_SKT 0001 = GPO4 0101 = RSVD 1001 = IRQ9 1101 = LED_SKT 0010 = PCGNT 0011 = IRQ3 0111 = ZVSEL0 1011 = IRQ11 1111 = IRQ15

Multifunction terminal 4 configuration. These bits control the internal signal mapped to the MFUNC4 terminal as follows:

NOTE: When the serial bus mode is implemented by pulling up the VCCD0

MFUNC4 terminal provides the SCL signaling.

0000 = GPI3 0100 = IRQ4 1000 = CAUDPWM 1100 = RI_OUT 0001 = GPO3 0101 = IRQ5 1001 = IRQ9 1101 = LED_SKT 0010 = LOCK 0011 = IRQ3 0111 = ZVSEL0 1011 = IRQ11 1111 = IRQ15

Multifunction terminal 3 configuration. These bits control the internal signal mapped to the MFUNC3 terminal as follows:

0000 = RSVD 0100 = IRQ4 1000 = IRQ8 1100 = IRQ12 0001 = IRQSER 0101 = IRQ5 1001 = IRQ9 1101 = IRQ13 0010 = IRQ2 0110 = IRQ6 1010 = IRQ10 1110 = IRQ14 0011 = IRQ3 0111 = IRQ7 1011 = IRQ11 1111 = IRQ15

Multifunction terminal 2 configuration. These bits control the internal signal mapped to the MFUNC2 terminal as follows:

0000 = GPI2 0100 = IRQ4 1000 = CAUDPWM 1100 = RI_OUT 0001 = GPO2 0101 = IRQ5 1001 = IRQ9 1101 = RSVD 0010 = PCREQ 0011 = IRQ3 0111 = ZVSEL0 1011 = IRQ11 1111 = IRQ7

PCI 0110 = ZVSTAT 1010 = IRQ10 1110 = GPE

0101 = IRQ5 1001 = IRQ9 1101 = IRQ13

0110 = ZVSTAT 1010 = IRQ10 1110 = GPE

and VCCD1 terminals, the

0110 = ZVSTAT 1010 = IRQ10 1110 = GPE

4–19

Table 4–8. Multifunction Routing Register (Continued)

BIT SIGNAL TYPE FUNCTION

Multifunction terminal 1 configuration. These bits control the internal signal mapped to the MFUNC1 terminal as follows:

NOTE: When the serial bus mode is implemented by pulling up the VCCD0

7–4 MFUNC1 R/W

3–0 MFUNC0 R/W

MFUNC1 terminal provides the SDA signaling.

0000 = GPI1 0100 = IRQ4 1000 = CAUDPWM 1100 = LED_SKT 0001 = GPO1 0101 = IRQ5 1001 = IRQ9 1101 = IRQ13 0010 = RSVD 0110 = ZVSTAT 1010 = IRQ10 1110 = GPE 0011 = IRQ3 0111 = ZVSEL0 1011 = IRQ11 1111 = IRQ15

Multifunction terminal 0 configuration. These bits control the internal signal mapped to the MFUNC0 terminal as follows:

0000 = GPI0 0100 = IRQ4 1000 = CAUDPWM 1100 = LED_SKT 0001 = GPO0 0101 = IRQ5 1001 = IRQ9 1101 = IRQ13 0010 = INTA 0011 = IRQ3 0111 = ZVSEL0 1011 = IRQ11 1111 = IRQ15

0110 = ZVSTAT 1010 = IRQ10 1110 = GPE

4.31 Retry Status Register

and VCCD1 terminals, the

The retry status register enables the retry timeout counters and displays the retry expiration status. The flags are set when the PCI1410 retries a PCI or CardBus master request and the master does not return within 2

PCI clock cycles. The flags are cleared by writing a 1 to the bit. These bits are expected to be incorporated into the PCI command, PCI status, and bridge control registers by the PCI SIG. See Table 4–9 for a complete description of the register contents.

Bit 7 6 5 4 3 2 1 0 Name Retry status Type R/W R/W R R R/C R R/C R Default 1 1 0 0 0 0 0 0

Table 4–9. Retry Status Register

BIT SIGNAL TYPE FUNCTION

PCI retry timeout counter enable. Bit 7 is encoded:

7 PCIRETRY R/W

6 CBRETRY R/W

5–4 RSVD R Reserved. Bits 5 and 4 return 0s when read.

3 TEXP_CB R/C

2 RSVD R Reserved. Bit 2 returns 0 when read.

1 TEXP_PCI R/C

0 RSVD R Reserved. Bit 0 returns 0 when read.

0 = PCI retry counter disabled 1 = PCI retry counter enabled (default)

CardBus retry timeout counter enable. Bit 6 is encoded:

0 = CardBus retry counter disabled 1 = CardBus retry counter enabled (default)

CardBus target retry expired. Write a 1 to clear bit 3.

0 = Inactive (default) 1 = Retry has expired.

PCI target retry expired. Write a 1 to clear bit 1.

0 = Inactive (default) 1 = Retry has expired.

4–20

4.32 Card Control Register

The card control register is provided for PCI1130 compatibility. RI_OUT is enabled through this register. See Table 4–10 for a complete description of the register contents.

Bit 7 6 5 4 3 2 1 0 Name Card control Type R/W R/W R/W R R R/W R/W R/C Default 0 0 0 0 0 0 0 0

Table 4–10. Card Control Register

BIT SIGNAL TYPE FUNCTION

Ring indicate output enable.

7 RIENB R/W

6 ZVENABLE R/W 5 No function R/W This bit has no assigned function.

4–3 RSVD R Reserved. Bits 4 and 3 return 0 when read.

2 AUD2MUX R/W

1 SPKROUTEN R/W

0 IFG R/C

0 = Disables any routing of RI_OUT 1 = Enables RI_OUT

control register (see Section 4.29) is set to 0, and for routing to MFUNC2 or MFUNC4.

Compatibility ZV mode enable. When set, the PC Card socket interface ZV terminals enter a high-impedance state. This bit defaults to 0.

CardBus audio-to-IRQMUX. When set, the CAUDIO CardBus signal is routed to the corresponding multifunction terminal which may be configured for CAUDPWM.

Speaker out enable. When bit 1 is set, SPKR on the PC Card is enabled and is routed to SPKROUT. The SPKROUT terminal drives data only when the socket SPKROUTEN bit is set. This bit is encoded as:

0 = SPKR to SPKROUT not enabled (default) 1 = SPKR

Interrupt flag. Bit 0 is the interrupt flag for 16-bit I/O PC Cards and for CardBus cards. Bit 0 is set when a functional interrupt is signaled from a PC Card interface. Write back a 1 to clear this bit.

0 = No PC Card functional interrupt detected (default). 1 = PC Card functional interrupt detected.

to SPKROUT enabled

signal for routing to the RI_OUT/PME terminal, when bit 0 (RIMUX) in the system

signal (default).

4–21

4.33 Device Control Register

The device control register is provided for PCI1130 compatibility. The interrupt mode select and the socket-capable force bits are programmed through this register. See Table 4–11 for a complete description of the register contents.

Bit 7 6 5 4 3 2 1 0 Name Device control Type R/W R/W R/W R R/W R/W R/W R/W Default 0 1 1 0 0 1 1 0

Table 4–11. Device Control Register

BIT SIGNAL TYPE FUNCTION

Socket power lock bit. When this bit is set to 1, software will not be able to power down the PC Card

7 SKTPWR_LOCK R/W

6 3VCAPABLE R/W

5 IO16V2 R/W Diagnostic bit. This bit defaults to 1. 4 RSVD R Reserved. Bit 4 returns 0 when read. 3 TEST R/W TI test. Only a 0 should be written to bit 3.

2–1 INTMODE R/W

0 RSVD R/W Reserved. Bit 0 is reserved for test purposes. Only 0 should be written to this bit.

socket while in D3. This may be necessary to support wake on LAN or RING if the operating system is programmed to power down a socket when the CardBus controller is placed in the D3 state.

3-V socket capable force

0 = Not 3-V capable 1 = 3-V capable (default)

Interrupt signaling mode. Bits 2 and 1 select the interrupt signaling mode. The interrupt signaling mode bits are encoded:

00 = Parallel PCI interrupts only 01 = Parallel IRQ and parallel PCI interrupts 10 = IRQ serialized interrupts and parallel PCI interrupt 11 = IRQ and PCI serialized interrupts (default)

4–22

4.34 Diagnostic Register

The diagnostic register is provided for internal TI test purposes. It is a read/write register, but only 0s should be written to it. See Table 4–12 for a complete description of the register contents.

Bit 7 6 5 4 3 2 1 0 Name Diagnostic Type R/W R/W R/W R/W R/W R/W R/W R/W Default 0 0 1 0 0 0 0 1

Table 4–12. Diagnostic Register

BIT SIGNAL TYPE FUNCTION

This bit defaults to 0. This bit is encoded as:

7 TRUE_VAL R/W

6 RSVD R/W Reserved. Bit 6 returns 0 when read.

5 CSC R/W

4 DIAG4 R/W Diagnostic RETRY_DIS. Delayed transaction disable. 3 DIAG3 R/W Diagnostic RETRY_EXT. Extends the latency from 16 to 64. 2 DIAG2 R/W Diagnostic DISCARD_TIM_SEL_CB. Set = 210, reset = 215. 1 DIAG1 R/W Diagnostic DISCARD_TIM_SEL_PCI. Set = 210, reset = 215.

0 ASYNCINT R/W

0 = Reads true values in PCI vendor ID and PCI device ID registers (default) 1 = Reads all 1s in the PCI vendor ID and PCI device ID registers

CSC interrupt routing control

0 = CSC interrupts routed to PCI if ExCA 803 (see Section 5.4) bit 4 = 1 1 = CSC interrupts routed to PCI if ExCA 805 (see Section 5.6) bits 7–4 = 0000b (default)

In this case, the setting of ExCA 803 bit 4 is a don’t care.

Asynchronous interrupt enable.

0 = CSC interrupt is not generated asynchronously 1 = CSC interrupt is generated asynchronously (default)

4–23

4.35 Socket DMA Register 0

The socket DMA register 0 provides control over the PC Card DMA request (DREQ) signaling. See Table 4–13 for a complete description of the register contents.

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Name Socket DMA register 0 Type R R R R R R R R R R R R R R R R Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name Socket DMA register 0 Type R R R R R R R R R R R R R R R/W R/W Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Table 4–13. Socket DMA Register 0

BIT SIGNAL TYPE FUNCTION

31–2 RSVD R Reserved. Bits 31–2 return 0s when read.

DMA request (DREQ). Bits 1 and 0 indicate which pin on the 16-bit PC Card interface acts as DREQ during DMA transfers. This field is encoded as:

1–0 DREQPIN R/W

00 = Socket not configured for DMA (default). 01 = DREQ 10 = DREQ 11 = DREQ

uses SPKR. uses IOIS16.

uses INPACK.

4–24

4.36 Socket DMA Register 1

The socket DMA register 1 provides control over the distributed DMA (DDMA) registers and the PCI portion of DMA transfers. The DMA base address locates the DDMA registers in a 16-byte region within the first 64K bytes of PCI I/O address space. See Table 4–14 for a complete description of the register contents.

NOTE:32-bit transfers are not supported; the maximum transfer possible for 16-bit PC Cards is 16 bits.

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Name Socket DMA register 1 Type R R R R R R R R R R R R R R R R Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name Socket DMA register 1 Type R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R R/W R/W R/W Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Table 4–14. Socket DMA Register 1

BIT SIGNAL TYPE FUNCTION

31–16 RSVD R Reserved. Bits 31–16 return 0s when read.

DMA base address. Locates the socket’s DMA registers in PCI I/O space. This field represents a 16-bit PCI

15–4 DMABASE R/W

3 EXTMODE R Extended addressing. This feature is not supported by the PCI4410 and always returns a 0.

2–1 XFERSIZE R/W

0 DDMAEN R/W

I/O address. The upper 16 bits of the address are hardwired to 0, forcing this window to within the lower 64K bytes of I/O address space. The lower 4 bits are hardwired to 0 and are included in the address decode. Thus, the window is aligned to a natural 16-byte boundary.

Transfer size. Bits 2 and 1 specify the width of the DMA transfer on the PC Card interface and are encoded as:

00 = Transfers are 8 bits (default). 01 = Transfers are 16 bits. 10 = Reserved 11 = Reserved

DDMA registers decode enable. Enables the decoding of the distributed DMA registers based on the value of bits 15–4 (DMABASE field).

0 = Disabled (default) 1 = Enabled

4–25

4.37 Capability ID Register

The capability ID register identifies the linked list item as the register for PCI power management. The register returns 01h when read, which is the unique ID assigned by the PCI SIG for the PCI location of the capabilities pointer and the value.

Bit 7 6 5 4 3 2 1 0 Name Capability ID Type R R R R R R R R Default 0 0 0 0 0 0 0 1

4.38 Next-Item Pointer Register

The next-item pointer register indicates the next item in the linked list of the PCI power management capabilities. Because the PCI1410 functions include only one capabilities item, this register returns 0s when read.

Bit 7 6 5 4 3 2 1 0 Name Next-item pointer Type R R R R R R R R Default 0 0 0 0 0 0 0 0

4–26

4.39 Power Management Capabilities Register

This register contains information on the capabilities of the PC Card function related to power management. Both PCI1410 CardBus bridge functions support D0, D1, D2, and D3 power states. See Table 4–15 for a complete description of the register contents.

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name Power management capabilities Type R/W R R R R R R R R R R R R R R R Default 1 1 1 1 1 1 1 0 0 0 1 0 0 0 0 1

Table 4–15. Power Management Capabilities Register

BIT SIGNAL TYPE FUNCTION

PME support. This 5-bit field indicates the power states from which the PCI1410 device functions may assert PME power state. These five bits return 11111b when read. Each of these bits is described below:

15 PME_Support R/W Bit 15 defaults to the value 1 indicating the PME signal can be asserted from the D3

14–11 PME_Support R Bit 14 contains the value 1, indicating that the PME signal can be asserted from D3

10 D2_Support R

9 D1_Support R

8–6 RSVD R Reserved. Bits 8–6 return 0s when read.

5 DSI R

4 AUX_PWR R

3 PMECLK R

2–0 VERSION R

R/W because wake-up support from D3 to the VCC terminals. If the system designer chooses not to provide an auxiliary power source to the V terminals for D3

Bit 13 contains the value 1, indicating that the PME Bit 12 contains the value 1, indicating that the PME Bit 11 contains the value 1, indicating that the PME

D2 support. Bit 10 returns a 1 when read, indicating that the CardBus function supports the D2 device power state.

D1 support. Bit 9 returns a 1 when read, indicating that the CardBus function supports the D1 device power state.

Device-specific initialization. Bit 5 returns 1 when read, indicating that the CardBus controller function requires special initialization (beyond the standard PCI configuration header) before the generic class device driver is able to use it.

Auxiliary power source. Bit 4 is meaningful only if bit 15 (PME_Support, D3 it indicates that support for PME proprietary delivery vehicle. When bit 4 is 0, it indicates that the function supplies its own auxiliary power source.

PME clock. Bit 3 returns 0 when read, indicating that no host bus clock is required for the PCI1410 to generate PME

Version. Bits 2–0 return 001b when read, indicating that there are four bytes of general-purpose power management (PM) registers as described in the PCI Bus Power Management Interface Specification.

. A 0 (zero) for any bit indicates that the function cannot assert the PME signal while in that

state. This bit is

is contingent on the system providing an auxiliary power source

cold

wake-up support, then BIOS should write a 0 to this bit.

cold

signal can be asserted from D2 state. signal can be asserted from D1 state. signal can be asserted from the D0 state.

in D3

requires auxiliary power supplied by the system by way of a

cold

state.

hot

) is set. When bit 4 is set,

4–27

4.40 Power Management Control/Status Register

The power management control/status register determines and changes the current power state of the PCI1410 CardBus function. The contents of this register are not affected by the internally-generated reset caused by the transition from D3 transition. TI-specific registers, PCI power management registers, and the legacy base address register are not reset. See Table 4–16 for a complete description of the register contents.

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name Power management control/status Type R/C R R R R R R R/W R R R R R R R/W R/W Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

BIT SIGNAL TYPE FUNCTION

15 PMESTAT R/C

14–13 DATASCALE R

12–9 DATASEL R

8 PME_EN R/W

7–5 RSVD R Reserved. Bits 7–5 return 0s when read.

4 DYN_DATA_PME_EN R

3–2 RSVD R Reserved. Bits 3–2 return 0s when read.

1–0 PWR_STATE R/W

to D0 state. All PCI, ExCA, and CardBus registers are reset as a result of a D3

hot

Table 4–16. Power Management Control/Status Register

PME status. Bit 15 is set when the CardBus function would normally assert PME, independent of the state of bit 8 (PME_EN). Bit 15 is cleared by a write back of 1, and this also clears the PME signal if PME was asserted by this function. Writing a 0 to this bit has no effect.

Data scale. This 2-bit field returns 0s when read. The CardBus function does not return any dynamic data as indicated by bit 4 (DYN_DATA_PME_EN).

Data select. This 4-bit field returns 0s when read. The CardBus function does not return any dynamic data as indicated by bit 4 (DYN_DATA_PME_EN).

PME enable. Bit 8 enables the function to assert PME. If this bit is cleared, then assertion of PME is disabled.

Dynamic data PME enable. Bit 4 returns 0 when read since the CardBus function does not report dynamic data.

Power state. This 2-bit field is used both to determine the current power state of a function and to set the function into a new power state. This field is encoded as:

00 = D0 01 = D1 10 = D2 11 = D3

hot

to D0 state

hot

4–28

4.41 Power Management Control/Status Bridge Support Extensions Register

The power management control/status register bridge support extensions support PCI bridge specific functionality. See Table 4–17 for a complete description of the register contents.

Bit 7 6 5 4 3 2 1 0 Name Power management control/status bridge support extensions Type R R R R R R R R Default 1 1 0 0 0 0 0 0

Table 4–17. Power Management Control/Status Bridge Support Extensions Register

BIT SIGNAL TYPE FUNCTION

BPCC_Enable. Bus power/clock control enable. This bit returns 1 when read. This bit is encoded as:

0 = Bus power/clock control is disabled. 1 = Bus power/clock control is enabled (default).

7 BPCC_EN R

6 B2_B3 R

5–0 RSVD R Reserved. Bits 5–0 return 0s when read.

A 0 indicates that the bus power/clock control policies defined in the PCI Bus Power Management Interface Specification are disabled. When the bus power/clock control enable mechanism is disabled, the bridge power management control/status register power state field (see Section 4.40, bits 1–0) cannot be used by the system software to control the power or the clock of the bridge secondary bus. A 1 indicates that the bus power/clock control mechanism is enabled.

B2/B3 support for D3 programming the function to D3 as:

0 = When the bridge is programmed to D3 1 = When the bridge function is programmed to D3

stopped (B2). (Default)

. The state of this bit determines the action that is to occur as a direct result of

hot

. This bit is only meaningful if bit 7 (BPCC_EN) is a 1. This bit is encoded

hot

, its secondary bus will have its power removed (B3).

hot

, its secondary bus PCI clock will be

hot

4.42 Power Management Data Register

The power management data register returns 0s when read, since the CardBus functions do not report dynamic data.

Bit 7 6 5 4 3 2 1 0 Name Power management data Type R R R R R R R R Default 0 0 0 0 0 0 0 0

4–29

4.43 General-Purpose Event Status Register

The general-purpose event status register contains status bits that are set when events occur that are controlled by the general-purpose control register. The bits in this register and the corresponding GPE to the corresponding bit location. The status bits in this register do not depend upon the state of a corresponding bit in the general-purpose enable register. See Table 4–18 for a complete description of the register contents.

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name General-purpose event status Type R/C R R R R/C R R R/C R R R R/C R/C R/C R/C R/C Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Table 4–18. General-Purpose Event Status Register

BIT SIGNAL TYPE FUNCTION

15 ZV_STS R/C

14–12 RSVD R Reserved. Bits 14–12 return 0s when read.

11 PWR_STS R/C

10–9 RSVD R Reserved. Bits 10 and 9 return 0s when read.

8 VPP12_STS R/C

7–5 RSVD R Reserved. Bits 7–5 return 0s when read.

4 GP4_STS R/C GPI4 status. Bit 4 is set on a change in status of the MFUNC5 terminal input level. 3 GP3_STS R/C GPI3 status. Bit 3 is set on a change in status of the MFUNC4 terminal input level. 2 GP2_STS R/C GPI2 status. Bit 2 is set on a change in status of the MFUNC2 terminal input level. 1 GP1_STS R/C GPI1 status. Bit 1 is set on a change in status of the MFUNC1 terminal input level. 0 GP0_STS R/C GPI0 status. Bit 0 is set on a change in status of the MFUNC0 terminal input level.

PC card ZV status. Bit 15 is set on a change in status of bit 6 (ZVENABLE) in the card control register (offset 91h, see Section 4.32).

Power change status. Bit 11 is set when software has changed the power state of the socket. A change in either VCC or VPP for the socket causes this bit to be set.

12-Volt VPP request status. Bit 8 is set when software has changed the requested Vpp level to or from 12 Volts for the PC Card socket.

are cleared by writing a 1

4–30

4.44 General-Purpose Event Enable Register

The general-purpose event enable register contains bits that are set to enable a GPE signal. The GPE signal is driven until the corresponding status bit is cleared and the event is serviced. The GPE multifunction terminals, MFUNC6–MFUNC0, is configured for GPE

signaling. See Table 4–19 for a complete

description of the register contents.

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name General-purpose event enable Type R/W R R R R/W R R R/W R R R R/W R/W R/W R/W R/W Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Table 4–19. General-Purpose Event Enable Register

BIT SIGNAL TYPE FUNCTION

15 ZV_EN R/W

14–12 RSVD R Reserved. Bits 14–12 return 0s when read.

11 PWR_EN R/W

10–9 RSVD R Reserved. Bits 10 and 9 return 0s when read.

8 VPP12_EN R/W

7–5 RSVD R Reserved. Bits 7–5 return 0s when read.

4 GP4_EN R/W

3 GP3_EN R/W

2 GP2_EN R/W

1 GP1_EN R/W

0 GP0_EN R/W

PC card socket ZV enable. When bit 15 is set, a GPE is signaled on a change in status of bit 6 (ZVENABLE) in the card control register (offset 91h, see Section 4.32).

Power change enable. When bit 1 1 is set, a GPE is signaled when software has changed the power state of the socket.

12 Volt VPP request enable. When bit 8 is set, a GPE is signaled when software has changed the requested VPP level to or from 12 Volts for the card socket.

GPI4 enable. When bit 4 is set, a GPE is signaled when there has been a change in status of the MFUNC5 terminal input level if configured as GPI4.

GPI3 enable. When bit 3 is set, a GPE is signaled when there has been a change in status of the MFUNC4 terminal input level if configured as GPI3.

GPI2 enable. When bit 2 is set, a GPE is signaled when there has been a change in status of the MFUNC2 terminal input if configured as GPI2.

GPI1 enable. When bit 1 is set, a GPE is signaled when there has been a change in status of the MFUNC1 terminal input if configured as GPI1.

GPI0 enable. When bit 0 is set, a GPE is signaled when there has been a change in status of the MFUNC0 terminal input if configured as GPI0.

can only be signaled if one of the

4–31

4.45 General-Purpose Input Register

The general-purpose input register provides the logical value of the data input from the GPI terminals, MFUNC5, MFUNC4, and MFUNC2–MFUNC0. See Table 4–20 for a complete description of the register contents.

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name General-purpose input Type R R R R R R R R R R R R R R R R Default 0 0 0 0 0 0 0 0 0 0 0 X X X X X

Table 4–20. General-Purpose Input Register

BIT SIGNAL TYPE FUNCTION

15–5 RSVD R Reserved. Bits 15–5 return 0s when read.

4 GPI4_DATA R

3 GPI3_DATA R

2 GPI2_DATA R

1 GPI1_DATA R

0 GPI0_DATA R

GPI4 data bit. The value read from bit 4 represents the logical value of the data input from the MFUNC5 terminal.

GPI3 data bit. The value read from bit 3 represents the logical value of the data input from the MFUNC4 terminal.

GPI2 data bit. The value read from bit 2 represents the logical value of the data input from the MFUNC2 terminal.

GPI1 data bit. The value read from bit 1 represents the logical value of the data input from the MFUNC1 terminal.

GPI0 data bit. The value read from bit 0 represents the logical value of the data input from the MFUNC0 terminal.

4–32

4.46 General-Purpose Output Register

The general-purpose output register is used for control of the general-purpose outputs. See Table 4–21 for a complete description of the register contents.

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name General-purpose output Type R R R R R R R R R R R R/W R/W R/W R/W R/W Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Table 4–21. General-Purpose Output Register

BIT SIGNAL TYPE FUNCTION

15–5 RSVD R Reserved. Bits 15–5 return 0s when read.

4 GPO4_DATA R/W

3 GPO3_DATA R/W

2 GPO2_DATA R/W

1 GPO1_DATA R/W

0 GPO0_DATA R/W

GPO4 data bit. The value written to bit 4 represents the logical value of the data driven to the MFUNC5 terminal if configured as GPO4. Read transactions return the last data value written.

GPIO3 data bit. The value written to bit 3 represents the logical value of the data driven to the MFUNC4 terminal if configured as GPO3. Read transactions return the last data value written.

GPO2 data bit. The value written to bit 2 represents the logical value of the data driven to the MFUNC2 terminal if configured as GPO2. Read transactions return the last data value written.

GPO1 data bit. The value written to bit 1 represents the logical value of the data driven to the MFUNC1 terminal if configured as GPO1. Read transactions return the last data value written.

GPO0 data bit. The value written to bit 0 represents the logical value of the data driven to the MFUNC0 terminal if configured as GPO0. Read transactions return the last data value written.

4.47 Serial Bus Data Register

The serial bus data register is for programmable serial bus byte reads and writes. This register represents the data when generating cycles on the serial bus interface. See Table 4–22 for a complete description of the register contents.

Bit 7 6 5 4 3 2 1 0 Name Serial bus data Type R/W R/W R/W R/W R/W R/W R/W R/W Default 0 0 0 0 0 0 0 0

Table 4–22. Serial Bus Data Register

BIT SIGNAL TYPE FUNCTION

Serial bus data. This bit field represents the data byte in a read or write transaction on the serial interface.

7–0 SBDATA R/W

On reads, the REQBUSY bit (bit 5) in the serial bus control and status register (offset B3h, see Section 4.50) must be polled to verify that the contents of this register are valid.

4–33

4.48 Serial Bus Index Register

The serial bus index register is for programmable serial bus byte reads and writes. This register represents the byte address when generating cycles on the serial bus interface. See Table 4–23 for a complete description of the register contents.

Bit 7 6 5 4 3 2 1 0 Name Serial bus index Type R/W R/W R/W R/W R/W R/W R/W R/W Default 0 0 0 0 0 0 0 0

Table 4–23. Serial Bus Index Register

BIT SIGNAL TYPE FUNCTION

7–0 SBINDEX R/W Serial bus index. This bit field represents the byte address in a read or write transaction on the serial interface.

4.49 Serial Bus Slave Address Register

The serial bus slave address register is for programmable serial bus byte read and write transactions. See Table 4–24 for a complete description of the register contents.

Bit 7 6 5 4 3 2 1 0 Name Serial bus slave address Type R/W R/W R/W R/W R/W R/W R/W R/W Default 0 0 0 0 0 0 0 0

Table 4–24. Serial Bus Slave Address Register

BIT SIGNAL TYPE FUNCTION

7–1 SLAVADDR R/W

0 RWCMD R/W

Serial bus slave address. This bit field represents the slave address of a read or write transaction on the serial interface.

Read/write command. Bit 0 indicates the read/write command bit presented to the serial bus on byte read and write accesses

0 = A byte write access is requested to the serial bus interface 1 = A byte read access is requested to the serial bus interface

4–34

4.50 Serial Bus Control and Status Register

The serial bus control and status register communicates serial bus status information and selects the quick command protocol. Bit 5 (REQBUSY) in this register must be polled during serial bus byte reads to indicate when data is valid in the serial bus data register. See Table 4–25 for a complete description of the register contents.

Bit 7 6 5 4 3 2 1 0 Name Serial bus control and status Type R/W R R R R/C R/W R/C R/C Default 0 0 0 0 0 0 0 0

Table 4–25. Serial Bus Control and Status Register

BIT SIGNAL TYPE FUNCTION

Protocol select. When bit 7 is set, the send byte protocol is used on write requests and the receive byte

7 PROT_SEL R/W

6 RSVD R Reserved. Bit 6 returns 0 when read.

5 REQBUSY R

4 ROMBUSY R

3 SBDETECT R/C

2 SBTEST R/W

1 REQ_ERR R/C

0 ROM_ERR R/C

protocol is used on read commands. The word address byte (SBINDEX) in the serial bus index register (see Section 4.48) is not output by the PCI1410 when bit 7 is set.

Requested serial bus access busy. Bit 5 indicates that a requested serial bus access (byte read or write) is in progress. A request is made, and bit 5 is set, by writing to the serial bus slave address register (see Section 4.49). Bit 5 must be polled on reads from the serial bus interface. After the byte read access has been requested, the read data is valid in the serial bus data register.

Serial EEPROM busy status. Bit 4 indicates the status of the PCI1410 serial EEPROM circuitry. Bit 4 is set during the loading of the subsystem ID and other default values from the serial bus EEPROM.

0 = Serial EEPROM circuitry is not busy 1 = Serial EEPROM circuitry is busy

Serial bus detect. Bit 3 is set when the serial bus interface is detected through pullup resistors on the VCCD0 and VCCD1 terminals after reset. If bit 3 is cleared, then the MFUNC4 and MFUNC1 terminals can be used for alternate functions such as general-purpose inputs and outputs.

0 = Serial bus interface not detected 1 = Serial bus interface detected

Serial bus test. When bit 2 is set, the serial bus clock frequency is increased for test purposes.

0 = Serial bus clock at normal operating frequency,  100 kHz (default) 1 = Serial bus clock frequency increased for test purposes

Requested serial bus access error. Bit 1 indicates when a data error occurs on the serial interface during a requested cycle and may be set due to a missing acknowledge. Bit 1 is cleared by a write back of 1.

0 = No error detected during user requested byte read or write cycle 1 = Data error detected during user requested byte read or write cycle

EEPROM data error status. Bit 0 indicates when a data error occurs on the serial bus interface during the auto-load from the serial bus EEPROM and may be set due to a missing acknowledge. Bit 0 is also set on invalid EEPROM data formats. See Section 3.6.1, Serial Bus Interface Implementation, for details on EEPROM data format. Bit 0 is cleared by a write back of 1.

0 = No error detected during auto-load from serial bus EEPROM 1 = Data error detected during auto-load from serial bus EEPROM

4–35

4–36

5 ExCA Compatibility Registers

The ExCA registers implemented in the PCI1410 are register-compatible with the Intel 82365SL–DF PCMCIA controller. ExCA registers are identified by an offset value that is compatible with the legacy I/O index/data scheme used on the Intel 82365 ISA controller. The ExCA registers are accessed through this scheme by writing the register offset value into the index register (I/O base) and reading or writing the data register (I/O base + 1). The I/O base address used in the index/data scheme is programmed in the PC Card 16-bit I/F legacy mode base address register (offset 44h, see Section 4.28). The offsets from this base address run contiguous from 00h to 3Fh for the socket. See Figure 5–1 for an ExCA I/O mapping illustration.

PCI1410 Configuration Registers

CardBus Socket/ExCA Base Address

Offset

10h

Host I/O Space

Index

Data

PC Card

ExCA

Registers

Offset

00h

3Fh

16-Bit Legacy-Mode Base Address

44h

Figure 5–1. ExCA Register Access Through I/O

The TI PCI1410 also provides a memory-mapped alias of the ExCA registers by directly mapping them into PCI memory space. They are located through the CardBus socket/ExCA base address register (offset 10h, see Section 4.12) at memory offset 800h. See Figure 5–2 for an ExCA memory mapping illustration. This illustration also identifies the CardBus socket register mapping, which is mapped into the same 4K window at memory offset 0h.

Host

PCI1410 Configuration Registers

CardBus Socket/ExCA Base Address

16-Bit Legacy-Mode Base Address

10h

44h

Memory Space

CardBus

Socket

Registers

ExCA

Registers

OffsetOffset

00h

20h

800h

844h

Figure 5–2. ExCA Register Access Through Memory

5–1

The interrupt registers in the ExCA register set, as defined by the 82365SL–DL specification, control such card functions as reset, type, interrupt routing, and interrupt enables. Special attention must be paid to the interrupt routing registers and the host interrupt signaling method selected for the PCI1410 to ensure that all possible PCI1410 interrupts can potentially be routed to the programmable interrupt controller. The ExCA registers that are critical to the interrupt signaling are the ExCA interrupt and general control register (ExCA offset 03h, see Section 5.4) and the ExCA card status-change-interrupt configuration register (ExCA offset 05h, see Section 5.6).

Access to I/O mapped 16-bit PC cards is available to the host system via two ExCA I/O windows. These are regions of host I/O address space into which the card I/O space is mapped. These windows are defined by start, end, and offset addresses programmed in the ExCA registers described in this section. I/O windows have byte granularity.

Access to memory mapped 16-bit PC Cards is available to the host system via five ExCA memory windows. These are regions of host memory space into which the card memory space is mapped. These windows are defined by start, end, and offset addresses programmed in the ExCA registers described in this section. Table 5–1 identifies each ExCA register and its respective ExCA offset. Memory windows have 4K-byte granularity.

Table 5–1. ExCA Registers and Offsets

EXCA REGISTER NAME

Identification and revision 800 00 Interface status 801 01 Power control 802 02 Interrupt and general control 803 03 Card status-change 804 04 Card status-change-interrupt configuration 805 05 Address window enable 806 06 I / O window control 807 07 I / O window 0 start-address low-byte 808 08 I / O window 0 start-address high-byte 809 09 I / O window 0 end-address low-byte 80A 0A I / O window 0 end-address high-byte 80B 0B I / O window 1 start-address low-byte 80C 0C I / O window 1 start-address high-byte 80D 0D I / O window 1 end-address low-byte 80E 0E I / O window 1 end-address high-byte 80F 0F Memory window 0 start-address low-byte 810 10 Memory window 0 start-address high-byte 811 11 Memory window 0 end-address low-byte 812 12 Memory window 0 end-address high-byte 813 13 Memory window 0 offset-address low-byte 814 14 Memory window 0 offset-address high-byte 815 15 Card detect and general control 816 16 Reserved 817 17 Memory window 1 start-address low-byte 818 18 Memory window 1 start-address high-byte 819 19 Memory window 1 end-address low-byte 81A 1A

Memory window 1 end-address high-byte 81B 1B Memory window 1 offset-address low-byte 81C 1C Memory window 1 offset-address high-byte 81D 1D

PCI MEMORY ADDRESS

OFFSET (HEX)

ExCA OFFSET

(HEX)

5–2

Table 5–1. ExCA Registers and Offsets (Continued)

EXCA REGISTER NAME

Global control 81E 1E Reserved 81F 1F Memory window 2 start-address low-byte 820 20 Memory window 2 start-address high-byte 821 21 Memory window 2 end-address low-byte 822 22 Memory window 2 end-address high-byte 823 23 Memory window 2 offset-address low-byte 824 24 Memory window 2 offset-address high-byte 825 25 Reserved 826 26 Reserved 827 27 Memory window 3 start-address low-byte 828 28 Memory window 3 start-address high-byte 829 29 Memory window 3 end-address low-byte 82A 2A Memory window 3 end-address high-byte 82B 2B Memory window 3 offset-address low-byte 82C 2C Memory window 3 offset-address high-byte 82D 2D Reserved 82E 2E Reserved 82F 2F Memory window 4 start-address low-byte 830 30 Memory window 4 start-address high-byte 831 31 Memory window 4 end-address low-byte 832 32 Memory window 4 end-address high-byte 833 33 Memory window 4 offset-address low-byte 834 34 Memory window 4 offset-address high-byte 835 35 I/O window 0 offset-address low-byte 836 36 I/O window 0 offset-address high-byte 837 37 I/O window 1 offset-address low-byte 838 38 I/O window 1 offset-address high-byte 839 39 Reserved 83A 3A Reserved 83B 3B Reserved 83C 3C Reserved 83D 3D Reserved 83E 3E Reserved 83F 3F Memory window 0 page 840 – Memory window 1 page 841 – Memory window 2 page 842 – Memory window 3 page 843 – Memory window 4 page 844 –

PCI MEMORY ADDRESS

OFFSET (HEX)

ExCA OFFSET

(HEX)

5–3

5.1 ExCA Identification and Revision Register

The ExCA identification and revision register provides host software with information on 16-bit PC Card support and Intel 82365SL-DF compatibility. This register is read-only or read/write, depending on the setting of bit 5 (SUBSYSRW) in the system control register (see Section 4.29). See Table 5–2 for a complete description of the register contents.

Bit 7 6 5 4 3 2 1 0 Name ExCA identification and revision Type R R R/W R/W R/W R/W R/W R/W Default 1 0 0 0 0 1 0 0

Register: ExCA identification and revision Offset: CardBus socket address + 800h; ExCA offset 00h Type: Read-only, Read/Write Default: 84h

Table 5–2. ExCA Identification and Revision Register

BIT SIGNAL TYPE FUNCTION

7–6 IFTYPE R 5–4 RSVD R/W Reserved. Bits 5 and 4 can be used for Intel 82365SL-DF emulation.

3–0 365REV R/W

Interface type. These bits, which are hardwired as 10b, identify the 16-bit PC Card support provided by the PCI1410. The PCI1410 supports both I/O and memory 16-bit PC cards.

Intel 82365SL-DF revision. This field stores the Intel 82365SL-DF revision supported by the PCI1410. Host software can read this field to determine compatibility to the Intel this field puts the controller in 82365SL mode. This field defaults to 0100b upon PCI1410 reset.

82365SL-DF register set. Writing 0010b to

5–4

5.2 ExCA Interface Status Register

The ExCA interface status register provides information on the current status of the PC Card interface. An X in the default bit value indicates that the value of the bit after reset depends on the state of the PC Card interface. See Table 5–3 for a complete description of the register contents.

Bit 7 6 5 4 3 2 1 0 Name ExCA interface status Type R R R R R R R R Default 0 0 X X X X X X

Register: ExCA interface status Offset: CardBus socket address + 801h; ExCA offset 01h Type: Read-only Default: 00XX XXXXb

Table 5–3. ExCA Interface Status Register

BIT SIGNAL TYPE FUNCTION

7 RSVD R Reserved. Bit 7 returns 0 when read.

Card Power. Bit 6 indicates the current power status of the PC Card socket. This bit reflects how the ExCA

6 CARDPWR R

5 READY R

4 CARDWP R

3 CDETECT2 R

2 CDETECT1 R

1–0 BVDSTAT R

power control register (ExCA offset 02h, see Section 5.3) is programmed. Bit 6 is encoded as:

0 = VCC and VPP to the socket turned off (default) 1 = VCC and VPP to the socket turned on

Ready. Bit 5 indicates the current status of the READY signal at the PC Card interface.

0 = PC Card not ready for data transfer 1 = PC Card ready for data transfer

Card write protect. Bit 4 indicates the current status of WP at the PC Card interface. This signal reports to the PCI1410 whether or not the memory card is write protected. Furthermore, write protection for an entire PCI1410 16-bit memory window is available by setting the appropriate bit in the ExCA memory window offset-address high-byte register (see Section 5.18).

0 = WP is 0. PC Card is read/write. 1 = WP is 1. PC Card is read-only.

Card detect 2. Bit 3 indicates the status of CD2 at the PC Card interface. Software may use this and bit 2 (CDETECT1) to determine if a PC Card is fully seated in the socket.

0 = CD2 is 1. No PC Card is inserted. 1 = CD2

is 0. PC Card is at least partially inserted.

Card detect 1. Bit 2 indicates the status of CD1 at the PC Card interface. Software may use this and bit 3 (CDETECT2) to determine if a PC Card is fully seated in the socket.

0 = CD1 is 1. No PC Card is inserted. 1 = CD1

is 0. PC Card is at least partially inserted.

Battery voltage detect. When a 16-bit memory card is inserted, the field indicates the status of the battery voltage detect signals (BVD1, BVD2) at the PC Card interface, where bit 1 reflects the BVD2 status and bit 0 reflects BVD1.

00 = Battery dead 01 = Battery dead 10 = Battery low; warning 11 = Battery good

When a 16-bit I/O card is inserted, this field indicates the status of SPKR PC Card interface. In this case, the two bits in this field directly reflect the current state of these card outputs.

(bit 1) and STSCHG (bit 0) at the

5–5

5.3 ExCA Power Control Register

The ExCA power control register provides PC Card power control. Bit 7 (COE) of this register controls the 16-bit output enables on the socket interface, and can be used for power management in 16-bit PC Card applications. See Table 5–4 and Table 5–5 for a complete description of the register contents.

Bit 7 6 5 4 3 2 1 0 Name ExCA power control Type R/W R R R/W R/W R R/W R/W Default 0 0 0 0 0 0 0 0

Register: ExCA power control Offset: CardBus socket address + 802h; ExCA offset 02h Type: Read-only, Read/Write Default: 00h

Table 5–4. ExCA Power Control Register 82365SL Support

BIT SIGNAL TYPE FUNCTION

Card output enable. Bit 7 controls the state of all of the 16-bit outputs on the PCI1410. This bit is

7 COE R/W

6 RSVD R Reserved. Bit 6 returns 0 when read.

5 AUTOPWRSWEN R/W

4 CAPWREN R/W

3–2 RSVD R Reserved. Bits 3 and 2 return 0s when read.

1–0 EXCAVPP R/W

encoded as:

0 = 16-bit PC Card outputs disabled (default) 1 = 16-bit PC Card outputs enabled

Auto power switch enable. This bit is enabled by bit 7 of the system control register (offset 80h, see Section 4.29).

0 = Automatic socket power switching based on card detects is disabled. 1 = Automatic socket power switching based on card detects is enabled.

PC Card power enable.

0 = VCC = V 1 = VCC is enabled and controlled by bit 2 (ExCAPower) of the system control register

(offset 80h, see Section 4.29), V (EXCAVPP field).

PC Card VPP power control. Bits 1 and 0 are used to request changes to card VPP. The PCI1410 ignores this field unless VCC to the socket is enabled (that is, 5 V or 3.3 V). This field is encoded as:

00 = No connection (default) 01 = V

10 = 12 V 11 = Reserved

PP1

= V

PP2

= No connection

PP1

and V

are controlled according to bits 1–0

PP2

5–6

TEXAS INSTRUMENTS PCI1410 Technical data

Specifications and Main Features

Frequently Asked Questions

User Manual