Texas Instruments JM38510-65704BRA, SN54HC241J, SN74HC241DW, SN74HC241DWR, SN74HC241N Datasheet
...
SN54HC241, SN74HC241
OCTAL BUFFERS AND LINE DRIVERS
WITH 3-STATE OUTPUTS
SCLS300A – JANUARY 1996 – REVISED MA Y 1997
D
3-State Outputs Drive Bus Lines or Buffer
Memory Address Registers
D
High-Current Outputs Drive up to 15 LSTTL
Loads
D
Package Options Include Plastic
Small-Outline (DW) and Ceramic Flat (W)
Packages, Ceramic Chip Carriers (FK), and
Standard Plastic (N) and Ceramic (J)
300-mil DIPs
description
These octal buffers and line drivers are designed
specifically to improve both the performance and
density of 3-state memory address drivers, clock
drivers, and bus-oriented receivers and
transmitters. The ’HC241 are organized as two
4-bit buffers/drivers with separate output-enable
(1OE
and 2OE) inputs. When 1OE is low or 2OE
is high, the device passes noninverted data from
the A inputs to the Y outputs. When 1OE is high or
2OE is low, the outputs for the respective
buffers/drivers are in the high-impedance state.
The SN54HC241 is characterized for operation
over the full military temperature range of –55°C
to 125°C. The SN74HC241 is characterized for
operation from –40°C to 85°C.
FUNCTION TABLES
INPUTS
1OE 1A
L H H
L LL
H X Z
OUTPUT
1Y
SN54HC241 ...J OR W PACKAGE
SN74HC241 . . . DW OR N PACKAGE
SN54HC241 . . . FK PACKAGE
1A2
2Y3
1A3
2Y2
1A4
(TOP VIEW)
1OE
1
1A1
2
2Y4
3
1A2
4
2Y3
5
1A3
6
2Y2
7
1A4
8
9
2Y1
GND
10
(TOP VIEW)
2Y4
3212019
4
5
6
7
8
910111213
2Y1
1A1
GND
20
19
18
17
16
15
14
13
12
11
V
1OE
2A1
CC
1Y4
V
CC
2OE
1Y1
2A4
1Y2
2A3
1Y3
2A2
1Y4
2A1
18
17
16
15
14
2A2 2OE
1Y1
2A4
1Y2
2A3
1Y3
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
INPUTS
2OE 2A
H H H
H LL
L X Z
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
OUTPUT
2Y
Copyright 1997, Texas Instruments Incorporated
1
SN54HC241, SN74HC241
OCTAL BUFFERS AND LINE DRIVERS
WITH 3-STATE OUTPUTS
SCLS300A – JANUARY 1996 – REVISED MA Y 1997
logic symbol
1OE
1A1
1A2
1A3
1A4
†
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
†
1
2
4
6
8
EN
18
16
14
12
1Y1
1Y2
1Y3
1Y4
2OE
2A1
2A2
2A3
2A4
logic diagram (positive logic)
1OE
1A1
1A2
1A3
1
2
4
6
18
16
14
1Y1
1Y2
1Y3
2OE
2A1
2A2
2A3
19
11
13
15
17
19
11
13
15
EN
9
2Y1
7
2Y2
5
2Y3
3
2Y4
9
2Y1
7
2Y2
5
2Y3
1A4
8
12
1Y4
absolute maximum ratings over operating free-air temperature range
2A4
17
3
2Y4
‡
Supply voltage range, VCC –0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input clamp current, IIK (VI < 0 or VI > VCC) (see Note 1) ±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output clamp current, IOK (VO < 0 or VO > VCC) (see Note 1) ±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous output current, IO (VO = 0 to VCC) ±35 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous current through VCC or GND ±70 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Package thermal impedance, θ
(see Note 2): DW package 97°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
JA
N package 67°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, T
‡
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace
length of zero.
–65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
stg
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Loading...