Supermicro X11SSH-TF operation manual

X11SSH-CTF/TF

USER’S MANUAL

Revision 1.0

The information in this User’s Manual has been carefully reviewed and is believed to be accurate. The vendor assumes
no responsibility for any inaccuracies that may be contained in this document, and makes no commitment to update
or to keep current the information in this manual, or to notify any person or organization of the updates. Please Note:

For the most up-to-date version of this manual, please see our website at www.supermicro.com.

Super Micro Computer, Inc. ("Supermicro") reserves the right to make changes to the product described in this manual
at any time and without notice. This product, including software and documentation, is the property of Supermicro and/
or its licensors, and is supplied only under a license. Any use or reproduction of this product is not allowed, except
as expressly permitted by the terms of said license.

IN NO EVENT WILL Super Micro Computer, Inc. BE LIABLE FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL,
SPECULATIVE OR CONSEQUENTIAL DAMAGES ARISING FROM THE USE OR INABILITY TO USE THIS PRODUCT
OR DOCUMENTATION, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. IN PARTICULAR, SUPER
MICRO COMPUTER, INC. SHALL NOT HAVE LIABILITY FOR ANY HARDWARE, SOFTWARE, OR DATA STORED
OR USED WITH THE PRODUCT, INCLUDING THE COSTS OF REPAIRING, REPLACING, INTEGRATING,
INSTALLING OR RECOVERING SUCH HARDWARE, SOFTWARE, OR DATA.

Any disputes arising between manufacturer and customer shall be governed by the laws of Santa Clara County in the
State of California, USA. The State of California, County of Santa Clara shall be the exclusive venue for the resolution
of any such disputes. Supermicro's total liability for all claims will not exceed the price paid for the hardware product.

FCC Statement: This equipment has been tested and found to comply with the limits for a Class A digital device
pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful
interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can
radiate radio frequency energy and, if not installed and used in accordance with the manufacturer’s instruction manual,
may cause harmful interference with radio communications. Operation of this equipment in a residential area is likely
to cause harmful interference, in which case you will be required to correct the interference at your own expense.

California Best Management Practices Regulations for Perchlorate Materials: This Perchlorate warning applies only
to products containing CR (Manganese Dioxide) Lithium coin cells. “Perchlorate Material-special handling may apply.
See www.dtsc.ca.gov/hazardouswaste/perchlorate”.

WARNING: Handling of lead solder materials used in this product may expose you to lead, a
chemical known to the State of California to cause birth defects and other reproductive harm.

The products sold by Supermicro are not intended for and will not be used in life support systems, medical equipment,
nuclear facilities or systems, aircraft, aircraft devices, aircraft/emergency communication devices or other critical

systems whose failure to perform be reasonably expected to result in signicant injury or loss of life or catastrophic

property damage. Accordingly, Supermicro disclaims any and all liability, and should buyer use or sell such products
for use in such ultra-hazardous applications, it does so entirely at its own risk. Furthermore, buyer agrees to fully
indemnify, defend and hold Supermicro harmless for and against any and all claims, demands, actions, litigation, and
proceedings of any kind arising out of or related to such ultra-hazardous use or sale.

Manual Revision 1.0

Release Date: February 17, 2016

Unless you request and receive written permission from Super Micro Computer, Inc., you may not copy any part of this

document. Information in this document is subject to change without notice. Other products and companies referred

to herein are trademarks or registered trademarks of their respective companies or mark holders.

Copyright © 2016 by Super Micro Computer, Inc.
All rights reserved.

Printed in the United States of America

Preface

Preface

About This Manual

This manual is written for system integrators, IT technicians and knowledgeable end users.
It provides information for the installation and use of the X11SSH-CTF/TF motherboard.

About This Motherboard

The Super X11SSH-CTF/TF motherboard supports an Intel E3-1200 v5, 6th Gen Core i3,
Pentium, and Celeron series processor in an LGA 1151 (H4) socket. With support of the
Intel C236 chipset, this motherboard offers such features as eight SAS 3.0 ports (available
on X11SSH-CTF), dual 10GbE ports, two SuperDOM connectors, DDR4 memory, Intel
Node Manager, and Trusted Platform Module (TPM). This motherboard provides great
performance and is ideal for cost-effective, general purpose server platforms. Please note
that this motherboard is intended to be installed and serviced by professional technicians
only. For processor/memory updates, please refer to our website at http://www.supermicro.
com/products/.

Conventions Used in the Manual

Special attention should be given to the following symbols for proper installation and to prevent

damage done to the components or injury to yourself:

Warning! Indicates important information given to prevent equipment/property damage

or personal injury.

Warning! Indicates high voltage may be encountered when performing a procedure.

Important: Important information given to ensure proper system installation or to

relay safety precautions.

Note: Additional Information given to differentiate various models or provides infor­mation for correct system setup.

3

X11SSH-CTF/TF User's Manual

Contacting Supermicro

Headquarters

Address: Super Micro Computer, Inc.

980 Rock Ave.

San Jose, CA 95131 U.S.A.

Tel: [phone]

Fax: [phone]

Email: [e-mail] (General Information)

[e-mail] (Technical Support)

Website: www.supermicro.com

Europe

Address: Super Micro Computer B.V.

Het Sterrenbeeld 28, 5215 ML

's-Hertogenbosch, The Netherlands

Tel: [phone]

Fax: [phone]

Email: [e-mail] (General Information)

[e-mail] (Technical Support)

[e-mail] (Customer Support)

Website: www.supermicro.nl

Asia-Pacic

Address: Super Micro Computer, Inc.

3F, No. 150, Jian 1st Rd.

Zhonghe Dist., New Taipei City 235

Taiwan (R.O.C)

Tel: [phone]

Fax: [phone]

Email: [e-mail]

Website: www.supermicro.com.tw

4

Preface

Table of Contents

Chapter 1 Introduction

1.1 Checklist ...............................................................................................................................8

Quick Reference ...............................................................................................................12

Quick Reference Table ......................................................................................................13

Motherboard Features .......................................................................................................15

1.2 Processor and Chipset Overview .......................................................................................19

1.3 Special Features ................................................................................................................19

Recovery from AC Power Loss .........................................................................................19

1.4 System Health Monitoring ..................................................................................................20

Onboard Voltage Monitors ................................................................................................20

Fan Status Monitor with Firmware Control .......................................................................20

Environmental Temperature Control .................................................................................20

System Resource Alert......................................................................................................20

1.5 ACPI Features ....................................................................................................................21

1.6 Power Supply .....................................................................................................................21

1.7 Super I/O ............................................................................................................................21

1.8 Advanced Power Management ..........................................................................................22

Intel® Intelligent Power Node Manager (IPNM).................................................................22

Management Engine (ME) ................................................................................................22

Chapter 2 Installation

2.1 Static-Sensitive Devices .....................................................................................................23

Precautions .......................................................................................................................23

Unpacking .........................................................................................................................23

2.2 Motherboard Installation .....................................................................................................24

Tools Needed ....................................................................................................................24

Location of Mounting Holes ..............................................................................................24

Installing the Motherboard.................................................................................................25

2.3 Processor and Heatsink Installation ...................................................................................26

Installing the LGA1151 Processor .....................................................................................26

Installing an Active CPU Heatsink with Fan .....................................................................29

Removing the Heatsink .....................................................................................................31

5

X11SSH-CTF/TF User's Manual

2.4 Memory Support and Installation .......................................................................................32

Memory Support ................................................................................................................32

DIMM Module Population Conguration ...........................................................................32

DIMM Module Population Sequence ................................................................................32

DIMM Installation ..............................................................................................................33

DIMM Removal .................................................................................................................33

2.5 Rear I/O Ports ....................................................................................................................34

2.6 Front Control Panel ............................................................................................................38

2.7 Connectors .........................................................................................................................42

Power Connections ...........................................................................................................42

Headers .............................................................................................................................44

2.8 Jumper Settings .................................................................................................................52

How Jumpers Work ...........................................................................................................52

2.9 LED Indicators ....................................................................................................................59

Chapter 3 Troubleshooting

3.1 Troubleshooting Procedures ..............................................................................................63

Before Power On ..............................................................................................................63

No Power ..........................................................................................................................63

No Video ...........................................................................................................................64

System Boot Failure .......................................................................................................64

Memory Errors ..................................................................................................................64

Losing the System's Setup Conguration .........................................................................65

When the System Becomes Unstable ..............................................................................65

3.2 Technical Support Procedures ...........................................................................................67

3.3 Frequently Asked Questions ..............................................................................................68

3.4 Battery Removal and Installation .......................................................................................69

Battery Removal ................................................................................................................69

Proper Battery Disposal ....................................................................................................69

Battery Installation .............................................................................................................69

3.5 Returning Merchandise for Service ....................................................................................70

6

Preface

Chapter 4 BIOS

4.1 Introduction .........................................................................................................................71

Starting the Setup Utility ...................................................................................................71

4.2 Main Setup .........................................................................................................................72

4.3 Advanced Setup Congurations .........................................................................................74

4.4 Event Logs .......................................................................................................................100

4.5 IPMI ..................................................................................................................................102

4.6 Security .............................................................................................................................105

4.7 Boot ..................................................................................................................................108

4.8 Save & Exit .......................................................................................................................110

Appendix A BIOS Codes

Appendix B Software Installation

B.1 Installing Software Programs ...........................................................................................11 4

B.2 SuperDoctor® 5 .................................................................................................................115

Appendix C Standardized Warning Statements

Battery Handling ..............................................................................................................116

Product Disposal .............................................................................................................118

Appendix D UEFI BIOS Recovery

7

X11SSH-CTF/TF User's Manual

Chapter 1

Introduction

Congratulations on purchasing your computer motherboard from an industry leader. Supermicro
boards are designed to provide you with the highest standards in quality and performance.

In additon to the motherboard and chassis, several important parts that are included with the
system are listed below. If anything listed is damaged or missing, please contact your retailer.

1.1 Checklist

Main Parts List

Description Part Number Quantity

Supermicro Motherboard X11SSH-CTF/TF 1

SATA Cables CBL-0044L 6

I/O Shield MCP-260-00042-0N 1

Important Links

For your system to work properly, please follow the links below to download all necessary
drivers/utilities and the user’s manual for your server.

• Supermicro product manuals: http://www.supermicro.com/support/manuals/

• Product drivers and utilities: ftp://ftp.supermicro.com

• Product safety info: http://www.supermicro.com/about/policies/safety_information.cfm

• If you have any questions, please contact our support team at: [e-mail]

This manual may be periodically updated without notice. Please check the Supermicro website

for possible updates to the manual revision level.

8

Figure 1-1. X11SSH-TF Motherboard Image

Chapter 1: Introduction

Note: All graphics shown in this manual were based upon the latest PCB revision
available at the time of publication of the manual. The motherboard you received may
or may not look exactly the same as the graphics shown in this manual.

9

X11SSH-CTF/TF User's Manual

Figure 1-2. X11SSH-CTF Motherboard Image

10

Chapter 1: Introduction

USB2/3

JWD1

JSTBY1

BT1

I-SATA7

Figure 1-3. X11SSH-CTF/TF Motherboard Layout

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

CPU SLOT6 PCI-E 3.0 X8

JPB1

JPS1

MEGERAC

LICENSE

JPSAS1

JBT1

JL1

LEDBMC

MH8

(not drawn to scale)

LE1

JUIDB1

VGA

JOH1

JPME2

JIPMB1

JPTG1

JD1

SAS CODE

X11SSH-TF

LAN2

X550

SP1

REV:1.01
DESIGNED IN USA

CPU Socket LGA1151

LAN1

JVR1

USB6/7
(3.0)

JVRM2

JVRM1

IPMI_LAN
USB0/1

JPG1

JBR1

JI2C1

JTPM1

JI2C2

COM1

COM2

JPWR2

JPWR1

J2

JPCK1

FAN5

Intel
PCH

I-SATA6

I-SGPIO2

JSAS1

PRESS FIT

LEDS1

LSI3008

(-CTF only)

USB8(3.0)

FANA

I-SATA5

JSD2

I-SATA4

I-SATA1

I-SGPIO1

I-SATA3

JSD1

I-SATA0

I-SATA2

USB4/5

J24

LE3

USB9/10(3.0)

FAN4

FAN3

BAR CODE

LEDPWR

MAC CODE

IPMI CODE

DIMMA2

DIMMB1

DIMMA1

DIMMB2

FAN2

JF1

JPI2C1

FAN1

Note: Components not documented are for internal testing only.

11

X11SSH-CTF/TF User's Manual

Quick Reference

SLOT4

USB2/3

JWD1

JBT1

JSTBY1

BT1

SLOT6

I-SATA7

I-SATA6

J24

LE3

LEDS1

(-CTF Only)

I-SATA5

JSD2

I-SATA4
I-SATA1

I-SATA3

JSD1

I-SATA2

JPSAS1

(-CTF Only)

JPS1

(-CTF Only)

USB2/3

JWD1

JSTBY1

BT1

I-SATA7

I-SATA6

I-SATA5

I-SATA4

I-SATA3

JSD1

I-SATA2

I-SATA0

I-SGPIO1

JIMPB1

JL1

JPB1

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

JSD2
I-SATA1

I-SATA0

I-SGPIO2

I-SGPIO2

I-SGPIO1

JSAS1

LSI3008

(-CTF only)

PRESS FIT

JSAS1

FANA

FANA

JPME2

JUIDB1

LE1

LEDBMC

LE1

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

MH8

USB4/5

USB8(3.0)

FAN4 FAN3

USB9/10 (3.0)

USB4/5

USB8 (3.0)

JOH1

JUIDB1

JOH1

JIPMB1

JD1

SAS CODE

J24

LE3

USB9/10(3.0)

FAN4

JPTG1

VGA

VGA

JPME2

JPTG1

X11SSH-TF

CPU Socket LGA1151

BAR CODE

LEDPWR

MAC CODE

FAN3

LEDPWR

JD1

LAN2

LAN2

X550

SP1

REV:1.01
DESIGNED IN USA

IPMI CODE

USB6/7 (3.0)

LAN1

USB6/7
(3.0)

LAN1

JVRM2

JVRM1

JVR1

DIMMA2

DIMMA1

IPMI_LAN

USB0/1

IPMI_LAN
USB0/1

JTPM1

JPG1

JI2C1

JBR1

DIMMB2

DIMMB1

FAN2

FAN2 FAN1

JI2C2

JTPM1

COM1

COM2

JPWR2

FAN1

COM1

JPWR1

JPI2C1

JPCK1

JPCK1

J2

JF1

FAN5

FAN5

COM2

JPWR2

JVRM1
JPG1

JI2C2
JI2C1

JBR1
JVRM2
SP1

JPWR1

DIMMA1
DIMMA2
DIMMB1

DIMMB2

JF1

JPI2C1

Notes:

• See Chapter 2 for detailed information on jumpers, I/O ports, and JF1 front panel con-

nections.

• " " indicates the location of Pin 1.

• Jumpers/LED indicators not indicated are used for testing only.

• Use only the correct type of onboard CMOS battery as specied by the manufacturer. Do

not install the onboard battery upside down to avoid possible explosion.

12

Chapter 1: Introduction

Quick Reference Table

Jumper Description Default Setting

JBR1 BIOS Recovery Pins 1-2 (Normal)

JBT1 CMOS Clear Open (Normal)

JI2C1/JI2C2 SMB to PCI-E Slots Enable/Disable Pins 2-3 (Disabled) (Default)

JPB1 BMC Enabled Pins 1-2 (Enabled)

JPCK1 LANCONF Flash Pins 2-3 (Disabled) (Default)

JPG1 VGA Enable/Disable Pins 1-2 (Enabled)

JPME2 Manufacturing Mode Pins 1-2 (Normal)

JPS1 SAS 3.0 Enable/Disable (X11SSH-CTF only) Pins 1-2 (Enabled)

JPSAS1 SAS HDD Enable/Disable (X11SSH-CTF only) Pins 1-2 (Enabled) (Default)

JPTG1 10Gb LAN Enable/Disable Pins 1-2 (Enabled)

JVRM1 VRM SMB Clock (to BMC or PCH) Pins 1-2 (BMC, Normal)

JVRM2 VRM SMB Data (to BMC or PCH) Pins 1-2 (BMC, Normal)

JWD1 Watch Dog Pins 1-2 (Reset)

LED Description Status

LEDBMC BMC Heartbeat LED Blinking Green: BMC Normal

LEDPWR Onboard Power LED Solid Green: Power On

LEDS1 SAS Activity LED (X11SSH-CTF only) Blinking Green: SAS Active, Red: SAS Error

LE1 UID LED Solid Blue: Unit Identied

LE3 M.2 LED Blinking Green: Active

Connector Description

BT1 Onboard Battery

COM1/COM2 COM Port/COM Header

FAN1 ~ FAN5, FANA System/CPU Fan Headers (FAN1: CPU Fan)

IPMI_LAN Dedicated IPMI LAN Port

I-SATA0 ~ I-SATA7 Intel® PCH SATA 3.0 Ports

I-SGPIO1/I-SGPIO2 Serial Link General Purpose I/O Headers

J24 M.2 PCI-E 3.0 X4 Slot

JD1 Power LED/Speaker Header (Pins 1-3: Power LED, Pins 4-7: Speaker)

JF1 Front Control Panel Header

JIPMB1 4-pin BMC External I2C Header (for an IPMI Card)

JL1 Chassis Intrusion Header

JOH1 Overheat LED Header

JPI2C1 Power Supply SMBbus I2C Header

JPWR1 24-pin ATX Power Connector

JPWR2 12V 8-pin Processor Power Connectors

JSAS1 Eight SAS 3.0 Ports (X11SSH-CTF only)

Note: Table is continued on the next page.

13

X11SSH-CTF/TF User's Manual

Connector Description

JSD1/JSD2 SATA DOM Power Connectors

JSTBY1 Standby Power Header

JTPM1 Trusted Platform Module/Port 80 Connector

JUIDB1 UID Switch

LAN1/LAN2 LAN (RJ45) Ports

SLOT4 PCH PCI-E 3.0 X2 (IN X4) Slot

SLOT6 CPU PCI-E 3.0 X8 Slot

SP1 Internal Speaker/Buzzer

USB0/1 Back panel Universal Serial Bus (USB) 2.0 Port

USB2/3, USB4/5 Front Accessible USB 2.0 Headers

USB6/7 Back panel USB 3.0 Port

USB8 USB Type A Header

USB9/10 Front Accessible USB 3.0 Header

VGA VGA Port

14

Chapter 1: Introduction

Motherboard Features

Motherboard Features

CPU

• Single Intel® E3-1200 v5, 6th Gen Core i3, Pentium, and Celeron series processor in an LGA1151 socket

Memory

• Integrated memory controller supports up to 64 GB of DDR4 ECC UDIMM 2133MHz memory in four DIMM slots.

DIMM Size

• 4GB, 8GB, 16GB at 1.2V

Note 1: Memory speed support depends on the processors used in the system.

Note 2: For the latest CPU/memory updates, please refer to our website at http://www.supermicro.com/products/

motherboard.

Chipset

• Intel® PCH C236

Expansion Slots

• One (1) PCI Express 3.0 X2 (IN X4) slot (PCH Slot4)

• One (1) PCI Express 3.0 X8 slot (CPU Slot6)

Network

• Intel® X550 10G Ethernet Network Controller

BaseBoard Management Controller (BMC)

• ASpeed AST 2400 Baseboard Controller (BMC) supports IPMI 2.0

• One (1) Dedicated IPMI LAN located on the rear IO back panel

Graphics

• Graphics controller via ASpeed 2400 BMC

• Intel IGD

I/O Devices

• Serial (COM) Port

• SATA 3.0 • Eight (8) SATA 3.0 ports supported by Intel PCH (I-SATA 0-7)

• One (1) Fast UART 16550 port on the I/O back panel

• One (1) serial-port header

• RAID (PCH) • RAID 0, 1, 5, 10

• SAS 3.0 (X11SSH-CTF only) • Eight (8) SAS 3.0 connections via LSI3008 with two mini-SAS HD (SAS 0-7)

• RAID (LSI3008) • RAID 0, 1, 10

Note: The table above is continued on the next page.

15

X11SSH-CTF/TF User's Manual

Motherboard Features

Peripheral Devices

• Two (2) USB 2.0 ports on the rear I/O panel (USB 0/1)

• Two (2) internal USB 2.0 headers with two (2) USB connections on the motherboard for front access (USB 2/3, 4/5)

• Two (2) USB 3.0 ports on the rear I/O panel (USB 6/7)

• One (1) internal USB 3.0 header with two (2) USB connections on the motherboard for front access (USB 9/10)

• One (1) Type-A USB 3.0 connector for front access (USB 8)

BIOS

• 128 Mb SPI AMI BIOS

• ACPI 4.0a, SMBIOS 2.7, BIOS rescue hot-key, Plug-and-Play (PnP), SPI dual/quad speed support, Riser card auto

detection support, RTC (Real TIme Clock) wakeup, Dual-Boot Block

Power Management

• Power button override mechanism

• Power-on mode for AC power recovery

• Wake-on-LAN

• Intel® Intelligent Power Node Manager 3.0 (available when the Supermicro Power Manager [SPM] is installed and a

special power supply is used. See the note on page 21.)

• Management Engine (ME)

• ACPI Power Mangement

®

SM Flash UEFI BIOS

System Health Monitoring

• Onboard voltage monitoring for +3.3V, +5V, +3.3V standby, +5V standby, +/-12V, VBAT, HT, Memory, PCH Temp., System

Temp., Memory Temp.

• CPU switch phase voltage regulator

• CPU Thermal Trip support

• Status monitor for speed control

• Status monitor for on/off control

• CPU Thermal Design Power (TDP) support of up to 80W (See Note 1 on next page.)

Fan Control

• Fan status monitoring via IPMI connections

• Dual cooling zone

• Low-noise fan speed control

• Pulse Width Modulation (PWM) fan control

System Management

• Trusted Platform Module (TPM) support

• PECI (Platform Environment Control Interface) 2.0 support

• UID (Unit Identication)/Remote UID

• System resource alert via SuperDoctor® 5

• SuperDoctor® 5, Watch Dog, NMI

• Chassis intrusion header and detection

Note: The table above is continued on the next page.

16

LED Indicators

• CPU/System Overheating

• Fan Failure

• Power/Suspend state Indicator

• UID/Remote UID

• HDD activity

• LAN activity

Dimensions

• 9.6" (L) x 9.6" (W) (243.84 mm x 243.84 mm)

Note 1: The CPU maximum thermal design power (TDP) is subject to chassis and

heatsink cooling restrictions. For proper thermal management, please check the chas-

sis and heatsink specications for proper CPU TDP sizing.

Chapter 1: Introduction

Motherboard Features

Note 2: For IPMI conguration instructions, please refer to the Embedded IPMI Con-

guration User's Guide available at http://www.supermicro.com/support/manuals/.

Note 3: It is strongly recommended that you change BMC log-in information upon ini­tial system power-on. The manufacture default username is ADMIN and the password

is ADMIN. For proper BMC conguration, please refer to http://www.supermicro.com/

products/info/les/IPMI/Best_Practices_BMC_Security.pdf

17

X11SSH-CTF/TF User's Manual

Available on the X11SSH-CTF

MINI SAS HD

MINI SAS HD

LSI SAS3008

PCIe3.0 x8SLOT6

Figure 1-4.

System Block Diagram

IMVP 8

3 PHASE

for Vcore

PCI-E X8 Gen3

PCI-E X8 Gen3

2 PHASE

80W

GT

CPU
LGA1151

DMI3

DMI3 x4

#A-0

#A-1

DDRIV

#B-0

2133

#B-1

RJ45

DDR3

BMC Boot Flash

RJ45

RJ45

LAN3

RTL8211E-VB-CG

SPI

VGA CONN

Temp Sensor

EMC1402-1 *2 at diff SMBUS

RGRMII

BMC

AST2400

COM1
Connector

LAN 10G

X550-AT2

RMII/NCSI

PCI-E X4 Gen3

5

4

3

2

1

USB 3.0

USB

PCI-E X1 Gen2

USB 2.0

SPI

LPC

COM2
Header

SYSTEM POWER

FRONT PANEL

PCH C236

TPM HEADER

Debug Card

FAN SPEED

CTRL

MUX

BIOS

PCI-E X2 Gen3

PCI-E X4 Gen3

SPI

SPI

6.0 Gb/S

USB 2.0

1

0

2

1

M.2 SSD

5

4

3

2

SATA

6

5

4

3

USB

SLOT4PCIe3.0 x2 (IN x4)

7

6

Note: This is a general block diagram and may not exactly represent the features on

your motherboard. See the previous pages for the actual specications of your moth­erboard.

18

Chapter 1: Introduction

1.2 Processor and Chipset Overview

Built upon the functionality and capability of the Intel E3-1200 v5 series processors (Socket
LGA 1151) and the Intel C236 PCH, the X11SSH-CTF/TF motherboard offers maximum I/O

expendability, energy efciency, and data reliability in a 14-nm process architecture, and

is optimized for embedded storage solutions, networking applications, or cloud-computing
platforms.

The Intel E3-1200 V5 and PCH C236 platform supports the following features:

• ACPI Power Management Logic Support, Rev. 4.0a

• Intel® Turbo Boost Technology 2.0 Power Monitoring/Power Control, Turbo Time Parameter

(TAU), and Platform Power Control

• Congurable TDP (cTDP) and Lower-Power Mode

• Adaptive Thermal Management/Monitoring

• PCI-E 3.0, SATA 3.0 w/transfer rates of up to 6 Gb/s, xHCI USB w/SuperSpeed 3.0

• System Management Bus (SMBus) Specication, Version 2.0

• Integrated Sensor Hub (ISH)The BMC supports remote management, virtualization, and

the security package for enterprise platforms

• Intel Trusted Execution Technology (Intel TXT)

• Intel Rapid Storage Technology

• Intel Virtualization Technology for Directed I/O (Intel VT-d)

1.3 Special Features

This section describes the health monitoring features of the X11SSH-CTF/TF motherboard.
The motherboard has an onboard System Hardware Monitor chip that supports system health
monitoring.

Recovery from AC Power Loss

The Basic I/O System (BIOS) provides a setting that determines how the system will respond
when AC power is lost and then restored to the system. You can choose for the system to
remain powered off (in which case you must press the power switch to turn it back on), or
for it to automatically return to the power-on state. See the Advanced BIOS Setup section
for this setting. The default setting is Last State.

19

X11SSH-CTF/TF User's Manual

1.4 System Health Monitoring

This section describes the health monitoring features of the X11SSH-CTF/TF motherboard.
The motherboard has an onboard Baseboard Management Controller (BMC) chip that
supports system health monitoring. Once a voltage becomes unstable, a warning is given or

an error message is sent to the screen. The user can adjust the voltage thresholds to dene

the sensitivity of the voltage monitor.

Onboard Voltage Monitors

The onboard voltage monitor will continuously scan crucial voltage levels. Once a voltage
becomes unstable, it will give a warning or send an error message to the screen. Users can

adjust the voltage thresholds to dene the sensitivity of the voltage monitor. Real time readings

of these voltage levels are all displayed in BIOS.

Fan Status Monitor with Firmware Control

The system health monitor embedded in the BMC chip can check the RPM status of the
cooling fans. The CPU and chassis fans are controlled via lPMI.

Environmental Temperature Control

System Health sensors in the BMC monitor the temperatures and voltage settings of onboard
processors and the system in real time via the IPMI interface. Whenever the temperature of

the CPU or the system exceeds a user-dened threshold, system/CPU cooling fans will be

turned on to prevent the CPU or the system from overheating.

Note: To avoid possible system overheating, please be sure to provide adequate air-

ow to your system.

System Resource Alert

This feature is available when used with SuperDoctor 5®. SuperDoctor 5 is used to notify the

user of certain system events. For example, you can congure SuperDoctor 5 to provide you

with warnings when the system temperature, CPU temperatures, voltages and fan speeds

go beyond a predened range.

20

Chapter 1: Introduction

1.5 ACPI Features

ACPI stands for Advanced Conguration and Power Interface. The ACPI specication denes
a exible and abstract hardware interface that provides a standard way to integrate power

management features throughout a computer system including its hardware, operating system
and application software. This enables the system to automatically turn on and off peripherals
such as network cards, hard disk drives and printers.

In addition to enabling operating system-directed power management, ACPI also provides a
generic system event mechanism for Plug and Play and an operating system-independent

interface for conguration control. ACPI leverages the Plug and Play BIOS data structures

while providing a processor architecture-independent implementation that is compatible with
Windows 8/R2, and Windows 2012/R2 operating systems.

1.6 Power Supply

As with all computer products, a stable power source is necessary for proper and reliable
operation. It is even more important for processors that have high CPU clock rates. In areas

where noisy power transmission is present, you may choose to install a line lter to shield

the computer from noise. It is recommended that you also install a power surge protector to
help avoid problems caused by power surges.

1.7 Super I/O

The Super I/O (Winbond® W83527 chip) includes a data separator, write pre-compensation
circuitry, decode logic, data rate selection, a clock generator, drive interface control logic and
interrupt and DMA logic. The wide range of functions integrated onto the Super I/O greatly

reduces the number of components required for interfacing with oppy disk drives.

The Super I/O provides two high-speed, 16550 compatible serial communication ports
(UARTs), one of which supports serial infrared communication. Each UART includes a 16-byte
send/receive FIFO, a programmable baud rate generator, complete modem control capability
and a processor interrupt system. Both UARTs provide legacy speed with baud rate of up to

115.2 Kbps as well as an advanced speed with baud rates of 250 K, 500 K, or 1 Mb/s, which
support higher speed modems.

The Super I/O provides functions that comply with ACPI (Advanced Conguration and Power

Interface), which includes support of legacy and ACPI power management through a SMI
or SCI function pin. It also features auto power management to reduce power consumption.

The IRQs, DMAs and I/O space resources of the Super I/O can be exibly adjusted to meet

ISA PnP requirements, which support ACPI and APM (Advanced Power Management).

21

X11SSH-CTF/TF User's Manual

1.8 Advanced Power Management

The following new advanced power management features are supported by the motherboard.

Intel® Intelligent Power Node Manager (IPNM)

Available when the Supermicro Power Manager (SPM) is installed, Intel's Intelligent Power
Node Manager (IPNM) provides your system with real-time thermal control and power

management for maximum energy efciency. Although IPNM Specication Version 2.0/3.0

is supported by the BMC (Baseboard Management Controller), your system must also have

IPNM-compatible Management Engine (ME) rmware installed to use this feature.

Note: Support for IPNM 2.0/3.0 support is dependent on the power supply used in
the system.

Management Engine (ME)

The Management Engine, which is an ARC controller embedded in the IOH (I/O Hub), provides
Server Platform Services (SPS) to your system. The services provided by SPS are different
from those provided by the ME on client platforms.

22

Chapter 2: Installation

Chapter 2

Installation

2.1 Static-Sensitive Devices

Electrostatic Discharge (ESD) can damage electronic com ponents. To prevent damage to your
motherboard, it is important to handle it very carefully. The following measures are generally

sufcient to protect your equipment from ESD.

Precautions

• Use a grounded wrist strap designed to prevent static discharge.

• Touch a grounded metal object before removing the board from the antistatic bag.

• Handle the board by its edges only; do not touch its components, peripheral chips, memory

modules or gold contacts.

• When handling chips or modules, avoid touching their pins.

• Put the motherboard and peripherals back into their antistatic bags when not in use.

• For grounding purposes, make sure that your chassis provides excellent conductivity be-

tween the power supply, the case, the mounting fasteners and the motherboard.

• Use only the correct type of CMOS onboard battery as specied by the manufacturer. Do

not install the CMOS battery upside down, which may result in a possible explosion.

Unpacking

The motherboard is shipped in antistatic packaging to avoid static damage. When unpacking
the motherboard, make sure that the person handling it is static protected.

23

X11SSH-CTF/TF User's Manual

2.2 Motherboard Installation

All motherboards have standard mounting holes to t different types of chassis. Make sure

that the locations of all the mounting holes for both the motherboard and the chassis match.
Although a chassis may have both plastic and metal mounting fasteners, metal ones are
highly recommended because they ground the motherboard to the chassis. Make sure that
the metal standoffs click in or are screwed in tightly.

Philips
Screwdriver
(1)

Tools Needed

USB2/3

JWD1

JSTBY1

BT1

I-SATA7

I-SATA6

I-SATA5

JSD2

I-SATA4

I-SATA1

I-SATA3

JSD1

I-SATA0

I-SATA2

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

LSI3008

(-CTF only)

I-SGPIO2

I-SGPIO1

JSAS1

PRESS FIT

USB8(3.0)

FANA

Philips Screws
(7)

LE1

JUIDB1

LEDBMC

MH8

USB4/5

JIPMB1

JD1

SAS CODE

J24

LE3

USB9/10(3.0)

FAN4

CPU SLOT6 PCI-E 3.0 X8

VGA

JOH1

JPME2

JPTG1

X11SSH-TF

CPU Socket LGA1151

BAR CODE

LEDPWR

MAC CODE

FAN3

LAN1

LAN2

X550

SP1

REV:1.01
DESIGNED IN USA

IPMI CODE

JVR1

USB6/7
(3.0)

JVRM2

JVRM1

DIMMA1

DIMMA2

DIMMB1

IPMI_LAN
USB0/1

JPG1

JBR1

DIMMB2

Standoffs (7)
Only if Needed

COM1

COM2

JTPM1

JPWR2

JI2C2

JI2C1

FAN2

JPWR1

JPI2C1

FAN1

J2

JPCK1

FAN5

JF1

Location of Mounting Holes

Note: 1) To avoid damaging the motherboard and its components, please do not use

a force greater than 8 lb/inch on each mounting screw during motherboard installation.

2) Some components are very close to the mounting holes. Please take precautionary
measures to avoid damaging these components when installing the motherboard to
the chassis.

24

Chapter 2: Installation

Installing the Motherboard

1. Install the I/O shield into the back of the chassis.

2. Locate the mounting holes on the motherboard. See the previous page for the location.

3. Locate the matching mounting holes on the chassis. Align the mounting holes on the
motherboard against the mounting holes on the chassis.

4. Install standoffs in the chassis as needed.

5. Install the motherboard into the chassis carefully to avoid damaging other motherboard
components.

6. Using the Phillips screwdriver, insert a Phillips head #6 screw into a mounting hole on
the motherboard and its matching mounting hole on the chassis.

7. Repeat Step 5 to insert #6 screws into all mounting holes.

8. Make sure that the motherboard is securely placed in the chassis.

Note: Images displayed are for illustration only. Your chassis or components might
look different from those shown in this manual.

25

X11SSH-CTF/TF User's Manual

2.3 Processor and Heatsink Installation

Warning: When handling the processor package, avoid placing direct pressure on the label

area of the fan.

Important:

• Always connect the power cord last, and always remove it before adding, removing or

changing any hardware components. Make sure that you install the processor into the
CPU socket before you install the CPU heatsink.

• If you buy a CPU separately, make sure that you use an Intel-certied multi-directional

heatsink only.

• Make sure to install the motherboard into the chassis before you install the CPU heatsink.

• When receiving a motherboard without a processor pre-installed, make sure that the plastic

CPU socket cap is in place and none of the socket pins are bent; otherwise, contact your
retailer immediately.

• Refer to the Supermicro website for updates on CPU support.

Installing the LGA1151 Processor

1. Press the load lever to release the load plate, which covers the CPU socket, from its

locking position.

Load Plate

Load Lever

26

Chapter 2: Installation

2. Gently lift the load lever to open the load plate. Remove the plastic cap.

3. Use your thumb and your index nger to hold the CPU at the north center edge and the
South center edge of the CPU.

North Center Edge

South Center Edge

4. Align the CPU key that is the semi-circle cutouts against the socket keys. Once it is
aligned, carefully lower the CPU straight down into the socket. (Do not drop the CPU on
the socket. Do not move the CPU horizontally or vertically.

27

X11SSH-CTF/TF User's Manual

5. Do not rub the CPU against the surface or against any pins of the socket to avoid

damaging the CPU or the socket.

6. With the CPU inside the socket, inspect the four corners of the CPU to make sure that
the CPU is properly installed.

7. Use your thumb to gently push the load lever down to the lever lock.

CPU properly

installed

Load lever locked into

place

Note: You can only install the CPU inside the socket in one direction. Make sure that

it is properly inserted into the CPU socket before closing the load plate. If it doesn't
close properly, do not force it as it may damage your CPU. Instead, open the load
plate again and double-check that the CPU is aligned properly.

28

Installing an Active CPU
Heatsink with Fan

Chapter 2: Installation

1. Locate the CPU fan power connector on
the motherboard (FAN1: CPU Fan).

2. Position the heatsink so that the heatsink
fan wires are closest to the CPU fan
power connector and are not interfered
with other components.

3. Inspect the CPU fan wires to make sure
that the wires are routed through the
bottom of the heatsink.

4. Remove the thin layer of the protective

lm from the heatsink.

Important: CPU overheating may oc-

cur if the protective lm is not removed

from the heatsink.

5. Apply the proper amount of thermal
grease on the CPU.

Thermal Grease

Heatsink

Fins

Note: If your heatsink came with a ther-

mal pad, please ignore this step.

6. If necessary, rearrange the wires to
make sure that the wires are not pinched
between the heatsink and the CPU. Also
make sure to keep clearance between the

fan wires and the ns of the heatsink.

29

X11SSH-CTF/TF User's Manual

7. Align the four heatsink fasteners with
the mounting holes on the motherboard.
Gently push the pairs of diagonal
fasteners (#1 & #2, and #3 & #4) into
the mounting holes until you hear a click.
Also, make sure to orient each fastener
so that the narrow end of the groove is
pointing outward.

8. Repeat step 7 to insert all four heatsink
fasteners into the mounting holes.

9. Once all four fasteners are securely
inserted into the mounting holes, and
the heatsink is properly installed on the
motherboard, connect the heatsink fan
wires to the CPU fan connector.

30

Removing the Heatsink

Note: We do not recommend that

the CPU or the heatsink be removed.
However, if you do need to remove the
heatsink, please follow the instructions
below to remove the heatsink and to
prevent damage done to the CPU or
other components.

Active Heatsink Removal

1. Unplug the power cord from the power
supply.

Chapter 2: Installation

Unplug the

PWR cord

2. Disconnect the heatsink fan wires from
the CPU fan header.

3. Use your nger tips to gently press on the
fastener cap and turn it counterclockwise
to make a 1/4 (900) turn and pull the
fastener upward to loosen it.

4. Repeat step 3 to loosen all fasteners from
the mounting holes.

5. With all fasteners loosened, remove the
heatsink from the CPU.

Pull Up

31

X11SSH-CTF/TF User's Manual

2.4 Memory Support and Installation

Note: Check the Supermicro website for recommended memory modules.

Important: Exercise extreme care when installing or removing DIMM modules to pre-

vent any possible damage.

Memory Support

The X11SSH-CTF/TF supports up to 64 GB of DDR4 ECC UDIMM 2133MHz memory in four
DIMM slots. Populating these DIMM modules with a pair of memory modules of the same
type and size will result in interleaved memory, which will improve memory performance.

DIMM Module Population Conguration

For optimal memory performance, follow the table below when populating memory.

Recommended Population (Balanced)

DIMMA1 DIMMB1 DIMMA2 DIMMB2 Total System Memory

2GB 2GB 4GB

2GB 2GB 2GB 2GB 8GB

4GB 4GB 8GB

4GB 4GB 4GB 4GB 16GB

8GB 8GB 16GB

8GB 8GB 8GB 8GB 32GB

16GB 16GB 32GB

16GB 16GB 16GB 16GB 64GB

DIMM Module Population Sequence

When installing memory modules, the DIMM slots must be populated in the following order:

DIMMB2, DIMMA2, then DIMMB1, DIMMA1. The blue slots must be populated rst.

Towards the CPU

DIMMA1

DIMMA2 (Blue Slot)

DIMMB1

DIMMB2 (Blue Slot)

Towards the edge of the motherboard

Note: Be sure to use memory modules of the same type and speed on the motherboard.
Mixing of memory modules of different types and speeds is not allowed.

32

DIMM Installation

1. Insert DIMM modules in the following
order: DIMMB2, DIMMA2, then DIMMB1,
DIMMA1. For the system to work properly,
please use memory modules of the same
type and speed on the motherboard.

2. Push the release tabs outwards on both
ends of the DIMM slot to unlock it.

3. Align the key of the DIMM module with the
receptive point on the memory slot.

4. Align the notches on both ends of the
module against the receptive points on the
ends of the slot.

USB2/3

JWD1

JSTBY1

BT1

I-SATA7

I-SATA6

I-SATA5

I-SATA4

I-SATA3

JSD1

I-SATA2

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

JSD2

LSI3008

I-SATA1

(-CTF only)

I-SGPIO2

I-SGPIO1

JSAS1

I-SATA0

PRESS FIT

CPU SLOT6 PCI-E 3.0 X8

USB8(3.0)

FANA

Chapter 2: Installation

LE1

JUIDB1

VGA

JOH1

JPME2

LEDBMC

JIPMB1

JPTG1

JD1

SAS CODE

MH8

X11SSH-TF

CPU Socket LGA1151

J24

LE3

BAR CODE

USB9/10(3.0)

USB4/5

MAC CODE

FAN4

FAN3

LEDPWR

LAN1

LAN2

X550

SP1

REV:1.01
DESIGNED IN USA

IPMI CODE

USB6/7
(3.0)

JVRM2

JPG1

JVRM1

JBR1

JVR1

DIMMB2

DIMMA2

DIMMB1

DIMMA1

IPMI_LAN
USB0/1

JPCK1

COM1

J2

FAN5

COM2

JTPM1

JPWR2

JI2C2

JI2C1

JPWR1

JF1

JPI2C1

FAN1

FAN2

5. Use two thumbs together to press the
notches on both ends of the module
straight down into the slot until the module
snaps into place.

6. Press the release tabs to the lock positions
to secure the DIMM module into the slot.

DIMM Removal

Reverse the steps above to remove the DIMM
modules from the motherboard.

Notches

Release Tabs

Press both notches

straight down into

the memory slot.

33

X11SSH-CTF/TF User's Manual

2.5 Rear I/O Ports

See Figure 2-2 below for the locations and descriptions of the various I/O ports on the rear
of the motherboard.

LE1

USB2/3

JSTBY1

I-SATA7

JWD1

BT1

I-SATA6

I-SATA5

I-SATA4

I-SATA3

JSD1

I-SATA2

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

JSD2

LSI3008

I-SATA1

(-CTF only)

I-SGPIO2

I-SGPIO1

JSAS1

I-SATA0

PRESS FIT

FANA

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

MH8

USB4/5

USB8(3.0)

JUIDB1

JIPMB1

JD1

SAS CODE

J24

LE3

USB9/10(3.0)

FAN4

VGA

JOH1

JPME2

JPTG1

X11SSH-TF

CPU Socket LGA1151

BAR CODE

LEDPWR

MAC CODE

FAN3

LAN1

LAN2

X550

SP1

REV:1.01
DESIGNED IN USA

IPMI CODE

JVR1

USB6/7
(3.0)

DIMMA1

JVRM2

JVRM1

DIMMA2

JPG1

JBR1

DIMMB2

DIMMB1

IPMI_LAN
USB0/1

JI2C1

FAN2

JTPM1

JI2C2

FAN1

COM1

COM2

JPWR2

JPWR1

JPI2C1

JPCK1

J2

FAN5

JF1

Figure 2-2. I/O Port Locations and Denitions

2

5

1

3

6

87

4

Rear I/O Ports

# Description # Description

1. COM Port 6. USB6 (3.0)

2. IPMI Dedicated LAN 7. LAN1

3 USB1 8 LAN2

4 USB0 9 VGA Port

5. USB7 (3,.0)

9

34

Chapter 2: Installation

VGA Port

The onboard VGA port is located next to LAN Ports 1/2 on the I/O back panel. Use this
connection for VGA display.

LAN Ports

Two LAN ports (LAN1 and LAN2) are located on the I/O back panel. There is also a dedicated
IPMI LAN port on the I/O back panel. These ports accept RJ45 type cables. See the table

below for the pin denitions.

LAN Port

Pin Denition

Pin# Denition Pin# Denition

1 TRCT2 13 IETCT

2 TRD2+ 14 IET+

3 TRD2- 15 IET-

4 TRD3+ 16

5 TRD3- 17 L1-GRE-

6 TRCT3 18 L1-GRE+

7 TRCT1 19 L2-YEL-

8 TRD1+ 20 COMMON

9 TRD1- 21 L2-GRE-

10 TRD4+ 22 CG1

11 TRD4- 23 CG2

12 TRCT4

USB2/3

JSTBY1

BT1

I-SATA7

JWD1

I-SATA6

I-SATA5

I-SATA4

I-SATA3

JSD1

I-SATA2

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

JSD2

LSI3008

I-SATA1

(-CTF only)

I-SGPIO2

I-SGPIO1

JSAS1

I-SATA0

PRESS FIT

FANA

LE1

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

MH8

USB4/5

USB8(3.0)

JUIDB1

JIPMB1

JD1

SAS CODE

J24

LE3

USB9/10(3.0)

FAN4

1

VGA

JOH1

JPME2

JPTG1

X11SSH-TF

CPU Socket LGA1151

BAR CODE

LEDPWR

MAC CODE

FAN3

2

3

LAN1

LAN2

X550

SP1

REV:1.01
DESIGNED IN USA

IPMI CODE

JVR1

USB6/7
(3.0)

DIMMA1

JVRM2

JVRM1

DIMMA2

JPG1

JBR1

DIMMB2

DIMMB1

IPMI_LAN
USB0/1

JI2C1

FAN2

JTPM1

JI2C2

FAN1

COM1

COM2

JPWR2

JPWR1

JPI2C1

1. VGA Port

JPCK1

J2

FAN5

2. LAN1

3. LAN2

JF1

35

X11SSH-CTF/TF User's Manual

Universal Serial Bus (USB) Ports

There is one USB 2.0 port (USB0/1) and one USB 3.0 port (USB6/7) located on the I/O back
panel. The motherboard also has two front access USB 2.0 headers (USB2/3 and USB4/5)
and one front access USB 3.0 header (USB9/10). The USB8 header is USB Type A. The
onboard headers can be used to provide front side USB access with a cable (not included).

Back Panel USB (3.0)

Pin Denitions

Pin# Denition Pin# Denition

A1 VBUS B1 Power

A2 D- B2 USB 2.0 Differential Pair

A3 D+ B3

A4 Ground B4 Ground of PWR Return

A5 StdA_SSRX- B5 SuperSpeed Receiver

A6 StdA_SSRX+ B6 Differential Pair

A7 GND_DRAIN B7 Ground for Signal Return

A8 StdA_SSTX- B8 SuperSpeed Transmitter

A9 StdA_SSTX+ B9 Differential Pair

LE1

JUIDB1

VGA

JOH1

JPTG1

CPU Socket LGA1151

BAR CODE

LEDPWR

MAC CODE

LAN2

X550

SP1

REV:1.01
DESIGNED IN USA

IPMI CODE

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

JPS1

LICENSE

JPSAS1

JBT1

JL1

USB2/3

2

JWD1

JSTBY1

BT1

I-SATA7

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

JPB1

MH8

JPME2

JIPMB1

JD1

SAS CODE

X11SSH-TF

Intel
PCH

I-SATA6

JSD2
I-SATA1

I-SATA0

I-SGPIO2

I-SGPIO1

JSAS1

PRESS FIT

LEDS1

LSI3008

(-CTF only)

5 6

FANA

USB8(3.0)

I-SATA5

I-SATA4

I-SATA3

JSD1

I-SATA2

USB4/5

J24

LE3

3

USB9/10(3.0)

FAN4

FAN3

LAN1

JVR1

USB6/7
(3.0)

DIMMA1

4

JVRM2

JVRM1

DIMMA2

JPG1

JBR1

DIMMB2

DIMMB1

Front Panel USB 2.0

Header Pin Denitions

Pin# Denition Pin# Denition

1 +5V 2 +5V

3 USB_N 4 USB_N

5 USB_P 6 USB_P

7 Ground 8 Ground

9 Key 10 NC

USB Type A

Header Pin Denitions

Pin# Denition Pin# Denition

1 VBUS 2 D-N

3 D-P 4 GND

5 Stda_SSRX-N 6 Stda_SSRX-P

7 GND_DRAIN 8 Stda_SSTX-N

9 Stda_SSTX-P 10 CG

11 CG 12 CG

13 CG

1

IPMI_LAN
USB0/1

JI2C1

JTPM1

JI2C2

COM1

COM2

JPWR2

JPWR1

JPCK1

J2

FAN5

1. USB0/1

2. USB2/3

3. USB4/5

4. USB6/7

5. USB8

6. USB9/10

JF1

JPI2C1

FAN1

FAN2

36

Chapter 2: Installation

Serial Ports

There is one COM port (COM1) on the I/O back panel and one COM header (COM2) on the

motherboard. See the table below for pin denitions.

COM Port

Pin Denitions

Pin# Denition Pin# Denition

1 DCD 6 DSR

2 RXD 7 RTS

3 TXD 8 CTS

4 DTR 9 RI

5 Ground 10 N/A

USB2/3

JSTBY1

BT1

I-SATA7

JWD1

I-SATA6

I-SATA5

I-SATA4

I-SATA3

JSD1

I-SATA2

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

JSD2

LSI3008

I-SATA1

(-CTF only)

I-SGPIO2

I-SGPIO1

JSAS1

I-SATA0

PRESS FIT

FANA

LE1

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

MH8

USB4/5

USB8(3.0)

JUIDB1

JIPMB1

JD1

SAS CODE

J24

LE3

USB9/10(3.0)

FAN4

VGA

JOH1

JPME2

JPTG1

X11SSH-TF

CPU Socket LGA1151

BAR CODE

LEDPWR

MAC CODE

FAN3

LAN1

LAN2

X550

SP1

REV:1.01
DESIGNED IN USA

IPMI CODE

JVR1

USB6/7
(3.0)

DIMMA1

JVRM2

JVRM1

DIMMA2

JPG1

JBR1

DIMMB2

DIMMB1

IPMI_LAN
USB0/1

JI2C1

FAN2

JTPM1

JI2C2

1

1. COM1

JPCK1

COM1

J2

FAN5

COM2

2

JPWR2

JPWR1

JF1

JPI2C1

FAN1

2. COM2

37

X11SSH-CTF/TF User's Manual

2.6 Front Control Panel

JF1 contains header pins for various buttons and indicators that are normally located on a

control panel at the front of the chassis. These connectors are designed specically for use
with Supermicro chassis. See the gure below for the descriptions of the front control panel

buttons and LED indicators.

LE1

USB2/3

JWD1

JSTBY1

BT1

I-SATA7

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

LICENSE

JPS1

JPSAS1

JBT1

MEGERAC

JL1

JPB1

CPU SLOT6 PCI-E 3.0 X8

Intel
PCH

LEDBMC

MH8

JUIDB1

JOH1

JIPMB1

JD1

SAS CODE

VGA

JPME2

JPTG1

X11SSH-TF

CPU Socket LGA1151

LAN1

LAN2

X550

SP1

REV:1.01
DESIGNED IN USA

JVR1

USB6/7
(3.0)

JVRM2

JVRM1

IPMI_LAN
USB0/1

JPG1

JBR1

JI2C1

JTPM1

JI2C2

COM1

COM2

JPWR2

JPWR1

JPCK1

J2

FAN5

I-SATA6

I-SGPIO2

I-SGPIO1

JSAS1

PRESS FIT

LEDS1

LSI3008

(-CTF only)

USB8(3.0)

FANA

I-SATA5

JSD2

I-SATA4

I-SATA1

I-SATA3

JSD1

I-SATA0

I-SATA2

USB4/5

J24

LE3

USB9/10(3.0)

FAN4

FAN3

BAR CODE

LEDPWR

MAC CODE

IPMI CODE

DIMMA2

DIMMA1

DIMMB2

DIMMB1

FAN2

JF1

JPI2C1

FAN1

Figure 2-3. JF1 Header Pins

1 2

PWR

Power Button

Reset

Reset Button

3.3 V

5V Stby

3.3V Stby

3.3V Stby

ID_UID_SW/3.3V Stby

3.3V

X

Ground

Ground

Power Fail LED

OH/Fan Fail

NIC2 Active LED

NIC1 Active LED

HDD LED

PWR LED

X

NMI

Ground

20

19

38

Chapter 2: Installation

Power LED

The Power LED connection is located on pins 15 and 16 of JF1. Refer to the table below

for pin denitions.

Power LED

Pin Denitions (JF1)

Pins Denition

15 3.3V

16 Ground

HDD LED

The HDD LED connection is located on pins 13 and 14 of JF1. Attach a cable here to indicate
the status of HDD-related activities, including IDE, SATA activities. See the table below for

pin denitions.

HDD LED

Pin Denitions (JF1)

Pins Denition

13 ID_UID_SW/3.3V Stby

14 HD Active

NIC1/NIC2 (LAN1/LAN2)

The NIC (Network Interface Controller) LED connection for LAN port 1 is located on pins
11 and 12 of JF1, and the LED connection for LAN Port 2 is on Pins 9 and 10. NIC1 LED
and NIC2 LED are 2-pin NIC LED headers. Attach NIC LED cables to NIC1 and NIC2 LED

indicators to display network activities. Refer to the table below for pin denitions.

LAN1/LAN2 LED

Pin Denitions (JF1)

Pins Denition

9/11 Vcc

10/12 NIC2 Active LED/NIC1 Active LED

1 2

PWR

Power Button

Reset

Reset Button

3.3 V

5V Stby

3.3V Stby

3.3V Stby

ID_UID_SW/3.3V Stby

3.3V

X

Ground

Ground

Power Fail LED

OH/Fan Fail

NIC2 Active LED

NIC1 Active LED

HDD LED

PWR LED

X

1. PWR LED

2. HDD LED

3. NIC1 LED

4

3

2

1

4. NIC2 LED

NMI

Ground

20

19

39

X11SSH-CTF/TF User's Manual

Reset Button

The Reset Button connection is located on pins 3 and 4 of JF1. Attach it to a hardware reset

switch on the computer case to reset the system. Refer to the table below for pin denitions.

Reset Button

Pin Denitions (JF1)

Pins Denition

3 Reset

4 Ground

Power Button

The Power Button connection is located on pins1 and 2 of JF1. Momentarily contacting both

pins will power on/off the system. This button can also be congured to function as a suspend

button (with a setting in the BIOS - see Chapter 4). To turn off the power in the suspend

mode, press the button for at least 4 seconds. Refer to the table below for pin denitions.

Power Button

Pin Denitions (JF1)

Pins Denition

1 Signal

2 Ground

Power Fail LED

The Power Fail LED connection is located on pins 5 and 6 of JF1. Refer to the table below

for pin denitions.

PWR Fail LED

Pin Denitions (JF1)

Pins Denition

5 3.3V

6 Power Fail

1 2

PWR

2

1

Power Button

Reset

Reset Button

3.3 V

5V Stby

3.3V Stby

3.3V Stby

ID_UID_SW/3.3V Stby

3.3V

Ground

Ground

Power Fail LED

OH/Fan Fail

NIC2 Active LED

NIC1 Active LED

HDD LED

PWR LED

X

X

3

1. Reset Button

2. PWR Button

3. Power Fail

NMI

Ground

20

19

40

Chapter 2: Installation

Overheat (OH)/Fan Fail

Connect an LED cable to OH/Fan Fail connections on pins 7 and 8 of JF1 to provide warnings

for chassis overheat/fan failure. Refer to the table below for pin denitions.

OH/Fan Fail Indicator

Status

Pin# Denition

Off Normal

On Overheat

OH/Fan Fail LED

Pin Denitions (JF1)

Pins Denition

7 Vcc/Blue UID LED

8 OH/Fan Fail LED

Flashing Fan Fail

NMI Button

The non-maskable interrupt button header is located on pins 19 and 20 of JF1. Refer to the

table below for pin denitions.

NMI Button

Pin Denitions (JF1)

Pins Denition

19 Control

20 Ground

PWR

Power Button

Reset

Reset Button

3.3 V

5V Stby

3.3V Stby

3.3V Stby

ID_UID_SW/3.3V Stby

3.3V

NMI

2

1 2

Ground

Ground

Power Fail LED

OH/Fan Fail

NIC2 Active LED

NIC1 Active LED

HDD LED

PWR LED

X

20

19

X

Ground

1

1. OH/Fan Fail

2. NMI

41

X11SSH-CTF/TF User's Manual

2.7 Connectors

Power Connections

Main ATX Power Supply Connector

The primary power supply connector (JPWR1) meets the ATX SSI EPS 24-pin specication.

You must also connect the 8-pin (JPWR2) processor power connector to your power supply.

ATX Power 24-pin Connector

Pin Denitions

Pin# Denition Pin# Denition

13 +3.3V 1 +3.3V

14 -12V 2 +3.3V

15 Ground 3 Ground

16 PS_ON 4 +5V

17 Ground 5 Ground

18 Ground 6 +5V

19 Ground 7 Ground

20 Res (NC) 8 PWR_OK

21 +5V 9 5VSB

22 +5V 10 +12V

23 +5V 11 +12V

24 Ground 12 +3.3V

Required Connection

USB2/3

JSTBY1

BT1

I-SATA7

JWD1

I-SATA6

I-SATA5

I-SATA4

I-SATA3

JSD1

I-SATA2

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

JSD2

LSI3008

I-SATA1

(-CTF only)

I-SGPIO2

I-SGPIO1

JSAS1

I-SATA0

PRESS FIT

FANA

LE1

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

MH8

USB4/5

USB8(3.0)

JUIDB1

JOH1

JIPMB1

JD1

SAS CODE

J24

LE3

USB9/10(3.0)

FAN4

VGA

JPME2

JPTG1

X11SSH-TF

CPU Socket LGA1151

BAR CODE

LEDPWR

MAC CODE

FAN3

LAN1

LAN2

X550

SP1

REV:1.01
DESIGNED IN USA

IPMI CODE

JVR1

USB6/7
(3.0)

DIMMA1

JVRM2

JVRM1

DIMMA2

JPG1

JBR1

DIMMB2

DIMMB1

IPMI_LAN
USB0/1

JI2C1

FAN2

JTPM1

JI2C2

FAN1

COM1

COM2

JPWR2

JPWR1

JPI2C1

JPCK1

1. 24-Pin ATX Main PWR

J2

FAN5

1

JF1

42

Chapter 2: Installation

Secondary Power Connector

JPWR2 must also be connected to the power supply. This connector is used to power the
processor(s).

+12V 8-pin Power

Pin Denitions

Pin# Denition

1 - 4 Ground

5 - 8 +12V

Required Connection

USB2/3

JSTBY1

BT1

I-SATA7

JWD1

I-SATA6

I-SATA5

I-SATA4

I-SATA3

JSD1

I-SATA2

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

JSD2

LSI3008

I-SATA1

(-CTF only)

I-SGPIO2

I-SGPIO1

JSAS1

I-SATA0

PRESS FIT

FANA

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

MH8

USB4/5

USB8(3.0)

LE1

JUIDB1

JIPMB1

JD1

SAS CODE

J24

LE3

USB9/10(3.0)

FAN4

VGA

JOH1

JPME2

JPTG1

X11SSH-TF

CPU Socket LGA1151

BAR CODE

LEDPWR

MAC CODE

FAN3

LAN1

LAN2

X550

SP1

REV:1.01
DESIGNED IN USA

IPMI CODE

JVR1

USB6/7
(3.0)

DIMMA1

JVRM2

JVRM1

DIMMA2

JPG1

JBR1

DIMMB2

DIMMB1

IPMI_LAN
USB0/1

JI2C1

FAN2

JTPM1

JI2C2

FAN1

COM1

COM2

JPWR2

JPWR1

JPI2C1

JPCK1

J2

FAN5

1. 8-Pin PWR

1

JF1

43

X11SSH-CTF/TF User's Manual

Headers

Fan Headers

There are six fan headers on the motherboard. These are 4-pin fan headers; pins 1-3 are
backward compatible with traditional 3-pin fans. The onboard fan speeds are controlled
by Thermal Management (via Hardware Monitoring) in the BIOS. When using Thermal
Management setting, please use all 3-pin fans or all 4-pin fans.

Fan Header

Pin Denitions

Pin# Denition

1 Ground (Black)

2 +12V (Red)

3 Tachometer

4 PWM Control

Power LED/Speaker

On the JD1 header, pins 1-3 are for the power LED and pins 4-7 are for the internal speaker.
If you wish to use an external speaker, connect its cable to pins 1-4.

Speaker Connector

Pin Denitions

Pin Setting Denition

Pins 1-3 Power LED

Pins 4-7 Speaker

1. FANA

2. FAN1

3. FAN2

4. FAN3

5. FAN4

6. FAN5

7. Power LED/Speaker

USB2/3

JSTBY1

BT1

I-SATA7

JWD1

I-SATA6

I-SATA5

I-SATA4

I-SATA3

JSD1

I-SATA2

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

JSD2

LSI3008

I-SATA1

(-CTF only)

I-SGPIO2

I-SGPIO1

JSAS1

I-SATA0

PRESS FIT

FANA

LE1

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

MH8

USB4/5

USB8(3.0)

JUIDB1

JOH1

JIPMB1

JD1

SAS CODE

J24

LE3

USB9/10(3.0)

FAN4

VGA

JPME2

JPTG1

7

X11SSH-TF

CPU Socket LGA1151

BAR CODE

LEDPWR

MAC CODE

FAN3

LAN1

LAN2

X550

SP1

REV:1.01
DESIGNED IN USA

IPMI CODE

JVR1

USB6/7
(3.0)

DIMMA1

JVRM2

JVRM1

DIMMA2

JPG1

JBR1

DIMMB2

DIMMB1

IPMI_LAN
USB0/1

JI2C1

FAN2

JTPM1

JI2C2

FAN1

COM1

COM2

JPWR2

JPWR1

JPI2C1

JPCK1

J2

FAN5

6

JF1

1

5 4

3

2

44

Chapter 2: Installation

SGPIO Headers

I-SGPIO1 and I-SGPIO2 (Serial General Purpose Input/Output) headers are used to
communicate with the enclosure management chip on the backplane.

SGPIO Header

Pin Denitions

Pin# Denition Pin# Denition

1 NC 2 NC

3 Ground 4 DATA Out

5 Load 6 Ground

7 Clock 8 NC

NC = No Connection

Disk-On-Module Power Connector

The Disk-On-Module (DOM) power connectors at JSD1 and JSD2 provide 5V power to a
solid-state DOM storage device connected to one of the SATA ports. See the table below for

pin denitions.

DOM Power

Pin Denitions

Pin# Denition

1 5V

2 Ground

3 Ground

USB2/3

JWD1

JSTBY1

BT1

I-SATA7

I-SATA6

I-SATA5

JSD2

I-SATA4

I-SATA1

I-SGPIO1

1 2

I-SATA3

JSD1

I-SATA0

I-SATA2

3

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

JPS1

JPSAS1

MEGERAC

LICENSE

JL1

JBT1

CPU SLOT6 PCI-E 3.0 X8

JPB1

Intel
PCH

LEDS1

4

LSI3008

(-CTF only)

I-SGPIO2

JSAS1

USB8(3.0)

PRESS FIT

FANA

LEDBMC

MH8

USB4/5

LE1

JUIDB1

JIPMB1

J24

LE3

USB9/10(3.0)

JD1

SAS CODE

FAN4

VGA

JOH1

JPME2

JPTG1

X11SSH-TF

CPU Socket LGA1151

BAR CODE

LEDPWR

MAC CODE

FAN3

LAN1

LAN2

X550

SP1

REV:1.01
DESIGNED IN USA

IPMI CODE

JVR1

USB6/7
(3.0)

DIMMA1

JVRM2

JVRM1

DIMMA2

JPG1

JBR1

DIMMB2

DIMMB1

IPMI_LAN
USB0/1

JI2C1

FAN2

JTPM1

JI2C2

FAN1

COM1

COM2

JPWR2

JPWR1

JPI2C1

JPCK1

J2

FAN5

2. I-SGPIO2

3. JSD1

4. JSD2

JF1

1. I-SGPIO1

45

X11SSH-CTF/TF User's Manual

TPM Header

The JTPM1 header is used to connect a Trusted Platform Module (TPM), which is available from
a third-party vendor. A TPM is a security device that supports encryption and authentication in
hard drives. It enables the motherboard to deny access if the TPM associated with the hard

drive is not installed in the system. See the table below for pin denitions.

USB2/3

JSTBY1

BT1

I-SATA7

JWD1

I-SATA6

I-SATA5

I-SATA4

I-SATA3

JSD1

I-SATA2

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

JSD2

LSI3008

I-SATA1

(-CTF only)

I-SGPIO2

I-SGPIO1

JSAS1

I-SATA0

PRESS FIT

FANA

LE1

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

MH8

USB4/5

USB8(3.0)

Trusted Platform Module Header

Pin Denitions

Pin# Denition Pin# Denition

1 LCLK 2 GND

3 LFRAME# 4 No Pin

5 LRESET# 6 +5V (X)

7 LAD3 8 LAD2

9 3.3V 10 LAD1

11 LAD0 12 GND

13 SMB_CLK4 (X) 14 SMB_DAT4 (X)

15 P3V3_STBY 16 SERIRQ

17 GND 18 GND

19 P3V3_STBY 20 LDRQ# (X)

JUIDB1

JOH1

JIPMB1

JD1

SAS CODE

J24

LE3

USB9/10(3.0)

FAN4

VGA

JPME2

JPTG1

X11SSH-TF

CPU Socket LGA1151

BAR CODE

LEDPWR

MAC CODE

FAN3

LAN1

LAN2

X550

SP1

REV:1.01
DESIGNED IN USA

IPMI CODE

JVR1

USB6/7
(3.0)

DIMMA1

1

JVRM2

JVRM1

DIMMA2

JPG1

JBR1

DIMMB2

DIMMB1

IPMI_LAN
USB0/1

JI2C1

FAN2

JTPM1

JI2C2

FAN1

COM1

COM2

JPWR2

JPWR1

JPI2C1

JPCK1

J2

FAN5

JF1

1. TPM Header

46

Chapter 2: Installation

Standby Power

The Standby Power header is located at JSTBY1 on the motherboard. See the table below

for pin denitions.

Standby Power

Pin Denitions

Pin# Denition

1 +5V Standby

2 Ground

3 No Connection

Internal Speaker/Buzzer

The Internal Speaker/Buzzer (SP1) is used to provide audible indications for various beep

codes. See the table below for pin denitions.

Internal Buzzer

Pin Denitions

Pin# Denition

1 Pos (+) Beep In

2 Neg (-) Alarm Speaker

1. Standby Power

LE1

JUIDB1

VGA

JOH1

JPTG1

2

CPU Socket LGA1151

LAN2

X550

REV:1.01
DESIGNED IN USA

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

JPS1

LICENSE

JPSAS1

JBT1

JL1

USB2/3

JWD1

1

JSTBY1

BT1

I-SATA7

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

JPB1

MH8

JPME2

JIPMB1

JD1

SAS CODE

X11SSH-TF

USB6/7
(3.0)

JVR1

JVRM2

JVRM1

JPG1

JBR1

IPMI_LAN
USB0/1

JI2C1

JTPM1

JI2C2

LAN1

SP1

Intel
PCH

I-SATA6

JSD2
I-SATA1

I-SATA0

I-SGPIO2

I-SGPIO1

JSAS1

PRESS FIT

LEDS1

LSI3008

(-CTF only)

FANA

USB8(3.0)

I-SATA5

I-SATA4

I-SATA3

JSD1

I-SATA2

USB4/5

J24

LE3

USB9/10(3.0)

FAN4

FAN3

BAR CODE

LEDPWR

MAC CODE

IPMI CODE

DIMMA2

DIMMA1

DIMMB2

DIMMB1

FAN2

FAN1

COM1

COM2

JPWR2

JPWR1

JPI2C1

JPCK1

J2

FAN5

JF1

2. Internal Speaker

47

X11SSH-CTF/TF User's Manual

Power SMB (I2C) Header

Power System Management Bus (I2C) header at JPI2C1 monitors the power supply, fan and

system temperatures. See the table below for pin denitions.

Power SMB Header

Pin Denitions

Pin# Denition

1 Clock

2 Data

3 PMBUS_Alert

4 Ground

5 +3.3V

4-pin BMC External I2C Header

A System Management Bus header for IPMI 2.0 is located at JIPMB1. Connect a cable to this
header to use the IPMB I2C connection on your system. See the table below for pin denitions.

USB2/3

JSTBY1

BT1

I-SATA7

JWD1

I-SATA6

I-SATA5

I-SATA4

I-SATA3

JSD1

I-SATA2

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

JSD2

LSI3008

I-SATA1

(-CTF only)

I-SGPIO2

I-SGPIO1

JSAS1

I-SATA0

PRESS FIT

FANA

LE1

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

2

MH8

USB4/5

USB8(3.0)

JUIDB1

JIPMB1

JD1

SAS CODE

J24

LE3

USB9/10(3.0)

FAN4

VGA

JOH1

JPME2

JPTG1

X11SSH-TF

CPU Socket LGA1151

BAR CODE

LEDPWR

MAC CODE

FAN3

External I2C Header

Pin Denitions

Pin# Denition

1 Data

2 Ground

3 Clock

4 No Connection

USB6/7
(3.0)

JVR1

JVRM2

JVRM1

DIMMA2

DIMMA1

JPG1

JBR1

DIMMB2

DIMMB1

IPMI_LAN
USB0/1

JI2C1

FAN2

JTPM1

LAN1

LAN2

X550

SP1

REV:1.01
DESIGNED IN USA

IPMI CODE

JI2C2

FAN1

COM1

COM2

JPWR2

JPWR1

JPI2C1

1. Power SMB Header

JPCK1

J2

FAN5

JF1

1

2. BMC External Header

48

Chapter 2: Installation

Overheat/Fan Fail LED Header

Connect an LED indicator to JOH1 to display warnings of chasis overheating and fan failure.
See the table below for the LED status.

Overheat LED Header

Status

State Denition

Solid Overheat

Blinking Fan Fail

Chassis Intrusion

A Chassis Intrusion header is located at JL1 on the motherboard. Attach the appropriate cable
from the chassis to the header to inform you when the chassis is opened.

Chassis Intrusion

Pin Denitions

Pins Denition

1 Intrusion Input

2 Ground

USB2/3

JSTBY1

BT1

I-SATA7

JWD1

I-SATA6

I-SATA5

I-SATA4

I-SATA3

JSD1

I-SATA2

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

JSD2

LSI3008

I-SATA1

(-CTF only)

I-SGPIO2

I-SGPIO1

JSAS1

I-SATA0

PRESS FIT

FANA

1

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

2

MH8

USB4/5

USB8(3.0)

LE1

JUIDB1

JIPMB1

J24

LE3

USB9/10(3.0)

JD1

SAS CODE

FAN4

VGA

JOH1

JPME2

JPTG1

X11SSH-TF

CPU Socket LGA1151

BAR CODE

LEDPWR

MAC CODE

FAN3

LAN1

LAN2

X550

SP1

REV:1.01
DESIGNED IN USA

IPMI CODE

JVR1

USB6/7
(3.0)

JVRM1

DIMMA1

JVRM2

DIMMA2

JPG1

JBR1

DIMMB2

DIMMB1

IPMI_LAN
USB0/1

JI2C1

FAN2

JTPM1

JI2C2

FAN1

COM1

COM2

JPWR2

JPWR1

JPI2C1

1. Overheat/Fan Fail

JPCK1

J2

FAN5

JF1

LED Header

2. Chassis Intrusion

49

X11SSH-CTF/TF User's Manual

SATA and SAS Ports

The X11SSH-TF has eight SATA 3.0 ports that are supported by the Intel PCH C236 chipset.

In addition to the eight SATA 3.0 ports, the X11SSH-CTF has eight SAS 3.0 ports that are
supported by the LSI 3008 controller.

SATA 3.0 Port

Pin Denitions

Pin# Signal

1 Ground

2 SATA_TXP

3 SATA_TXN

4 Ground

5 SATA_RXN

6 SATA_RXP

7 Ground

M.2 Slot

M.2 is formerly known as Next Generation Form Factor (NGFF). The M.2 slot at J24 is
designed for internal mounting devices. The X11SSH-CTF/TF motherboard deploys an M key
only dedicated for SSD devices with the ulitmate performance capability in a PCI Express

3.0 X4 interface for native PCI-E SSD support.

1. I-SATA0

LE1

JUIDB1

VGA

USB6/7
(3.0)

JVR1

JVRM2

JVRM1

JPG1

JBR1

IPMI_LAN
USB0/1

JI2C1

JTPM1

JI2C2

LAN1

SP1

USB2/3

JSTBY1

BT1

I-SATA7

JWD1

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

JPS1

JPSAS1

MEGERAC

LICENSE

JL1

JBT1

CPU SLOT6 PCI-E 3.0 X8

JPB1

LEDBMC

MH8

JIPMB1

JD1

SAS CODE

JOH1

JPME2

JPTG1

X11SSH-TF

CPU Socket LGA1151

LAN2

X550

REV:1.01
DESIGNED IN USA

Intel

8

7

6

5

4

3

PCH

I-SATA6

JSD2
I-SATA1

I-SATA0

I-SGPIO2

I-SGPIO1

2

JSAS1

PRESS FIT

LEDS1

LSI3008

(-CTF only)

9

USB8(3.0)

FANA

I-SATA5

I-SATA4

I-SATA3

JSD1

I-SATA2

1

USB4/5

J24

LE3

USB9/10(3.0)

FAN4

10

FAN3

BAR CODE

LEDPWR

MAC CODE

IPMI CODE

DIMMA2

DIMMA1

DIMMB2

DIMMB1

FAN2

FAN1

COM1

COM2

JPWR2

JPWR1

JPI2C1

JPCK1

J2

FAN5

2. I-SATA1

3. I-SATA2

4. I-SATA3

5. I-SATA4

6. I-SATA5

7. I-SATA6

8. I-SATA7

9. SAS 3.0 Ports (Only
on X11SSH-CTF)

10. M.2 Slot

JF1

50

Chapter 2: Installation

Unit Identier Switch/UID LED Indicator

A Unit Identier (UID) switch and an LED Indicator are located on the motherboard. The UID

switch is located at JUIDB1, which is next to the VGA port on the back panel. The UID LED
(LE1) is located next to the UID switch. When you press the UID switch, the UID LED will
be turned on. Press the UID switch again to turn off the LED indicator. The UID Indicator

provides easy identication of a system unit that may be in need of service.

Note: UID can also be triggered via IPMI on the motherboard. For more information
on IPMI, please refer to the IPMI User's Guide posted on our website at http://www.
supermicro.com.

USB2/3

JSTBY1

BT1

I-SATA7

JWD1

I-SATA6

I-SATA5

I-SATA4

I-SATA3

JSD1

I-SATA2

UID Switch

Pin Denitions

Pin# Denition

1 Ground

2 Ground

3 Button In

4 Button In

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

JSD2

LSI3008

I-SATA1

(-CTF only)

I-SGPIO2

I-SGPIO1

JSAS1

I-SATA0

PRESS FIT

FANA

2

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

MH8

USB4/5

USB8(3.0)

LE1

JUIDB1

JIPMB1

J24

LE3

USB9/10(3.0)

JD1

FAN4

1

VGA

JOH1

JPME2

JPTG1

SAS CODE

X11SSH-TF

FAN3

LAN2

X550

REV:1.01
DESIGNED IN USA

CPU Socket LGA1151

BAR CODE

LEDPWR

MAC CODE

SP1

IPMI CODE

LAN1

JVR1

USB6/7
(3.0)

DIMMA1

JVRM2

JVRM1

DIMMA2

JPG1

JBR1

DIMMB2

DIMMB1

IPMI_LAN
USB0/1

JI2C1

FAN2

JTPM1

JI2C2

Pin Denitions

Color Status

Blue: On Unit Identied

JPCK1

COM1

J2

FAN5

COM2

JPWR2

JPWR1

JF1

JPI2C1

FAN1

UID LED

1. UID Switch

2. UID LED

51

X11SSH-CTF/TF User's Manual

2.8 Jumper Settings

How Jumpers Work

To modify the operation of the motherboard, jumpers can be used to choose between optional

settings. Jumpers create shorts between two pins to change the function of the connector.

Pin 1 is identied with a square solder pad on the printed circuit board. See the diagram
at right for an example of jumping pins 1 and 2. Refer to the motherboard layout page for
jumper locations.

Note: On two-pin jumpers, "Closed" means the jumper is on and "Open" means the
jumper is off the pins.

Connector

Pins

Jumper

Setting

3 2 1

3 2 1

CMOS Clear

JBT1 is used to clear CMOS, which will also clear any passwords. Instead of pins, this jumper

consists of contact pads to prevent accidentally clearing the contents of CMOS.

To Clear CMOS

1. First power down the system and unplug the power cord(s).

2. Remove the cover of the chassis to access the motherboard.

3. Remove the onboard battery from the motherboard.

4. Short the CMOS pads with a metal object such as a small screwdriver for at least four
seconds.

5. Remove the screwdriver (or shorting device).

6. Replace the cover, reconnect the power cord(s), and power on the system.

Note: Clearing CMOS will also clear all passwords.

Do not use the PW_ON connector to clear CMOS.

JBT1 contact pads

52

Chapter 2: Installation

VGA Enable/Disable

JPG1 allows you to enable or disable the VGA port using the onboard graphics controller.
The default setting is Enabled.

VGA Enable/Disable

Jumper Settings

Jumper Setting Denition

Pins 1-2 Enabled

Pins 2-3 Disabled

10Gb LAN Enable/Disable

JPTG1 allows you to enable or disable the 10Gb LAN. The default setting is Enabled.

USB2/3

JSTBY1

BT1

I-SATA7

JWD1

I-SATA6

I-SATA5

I-SATA4

I-SATA3

I-SATA2

I-SATA1

JSD1

I-SATA0

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

JSD2

LSI3008

(-CTF only)

I-SGPIO2

I-SGPIO1

JSAS1

PRESS FIT

FANA

LE1

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

MH8

USB4/5

USB8(3.0)

JUIDB1

JIPMB1

JD1

SAS CODE

J24

LE3

USB9/10(3.0)

FAN4

VGA

JOH1

JPME2

JPTG1

X11SSH-TF

CPU Socket LGA1151

BAR CODE

LEDPWR

MAC CODE

FAN3

10Gb LAN Enable/Disable

Jumper Settings

Jumper Setting Denition

Pins 1-2 Enabled

Pins 2-3 Disabled

USB6/7
(3.0)

JVR1

JVRM2

JVRM1

DIMMA2

DIMMA1

1

JPG1

JBR1

DIMMB2

DIMMB1

IPMI_LAN
USB0/1

JI2C1

FAN2

JTPM1

JI2C2

LAN2

X550

2

REV:1.01
DESIGNED IN USA

LAN1

SP1

IPMI CODE

FAN1

COM1

COM2

JPWR2

JPWR1

JPI2C1

1. VGA Enable/Disable

JPCK1

J2

FAN5

JF1

2. 10 GbLAN Enable/Disable

53

X11SSH-CTF/TF User's Manual

Watch Dog

JWD1 controls the Watch Dog function. Watch Dog is a monitor that can reboot the system
when a software application hangs. Jumping pins 1-2 will cause Watch Dog to reset the
system if an application hangs. Jumping pins 2-3 will generate a non-maskable interrupt
signal for the application that hangs. Watch Dog must also be enabled in BIOS. The default
setting is Reset.

Note: When Watch Dog is enabled, the user needs to write their own application
software to disable it.

Watch Dog

Jumper Settings

Jumper Setting Denition

Pins 1-2 Reset

Pins 2-3 NMI

Open Disabled

BIOS Recovery

Close pins 2 and 3 of jumper JBR1 for BIOS recovery. The default setting is on pins 1 and 2
for normal operation. See the table below for jumper settings. The default setting is Normal.

BIOS Recovery

Jumper Settings

Jumper Setting Denition

Pins 1-2 Normal

Pins 2-3 BIOS Recovery

LE1

JUIDB1

VGA

JOH1

JPTG1

CPU Socket LGA1151

LAN2

X550

REV:1.01
DESIGNED IN USA

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

JPS1

LICENSE

JPSAS1

JBT1

JL1

USB2/3

1

JWD1

JSTBY1

BT1

I-SATA7

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

JPB1

MH8

JPME2

JIPMB1

JD1

SAS CODE

X11SSH-TF

USB6/7
(3.0)

JVR1

JVRM2

JVRM1

JPG1

JBR1

IPMI_LAN
USB0/1

JI2C1

JTPM1

JI2C2

LAN1

SP1

2

COM1

COM2

JPWR2

JPWR1

JPCK1

J2

FAN5

Intel
PCH

I-SATA6

JSD2

I-SATA1

I-SATA0

I-SGPIO2

I-SGPIO1

JSAS1

PRESS FIT

LEDS1

LSI3008

(-CTF only)

FANA

USB8(3.0)

I-SATA5

I-SATA4

I-SATA3

JSD1

I-SATA2

USB4/5

J24

LE3

USB9/10(3.0)

FAN4

FAN3

BAR CODE

LEDPWR

MAC CODE

IPMI CODE

DIMMA2

DIMMA1

DIMMB2

DIMMB1

FAN2

FAN1

JF1

JPI2C1

1. Watch Dog

2. BIOS Recovery

54

Chapter 2: Installation

SMBus to PCI Slots

Jumpers JI2C1 and JI2C2 allow you to connect the System Management Bus (I2C) to the
PCI-E/PCI slots. Both jumpers must be set to the same setting (JI2C1 controls the data and
JI2C2 controls the clock). The default setting is Disabled.

SMBus to PCI Slots

Jumper Settings

JI2C1 Setting JI2C2 Setting Denition

Pins 1-2 Pins 1-2 Enabled

Pins 2-3 Pins 2-3 Disabled

BMC Enabled

JPB1 allows you to enable or disable the BMC (Baseboard Management Control) chip and

the onboard IPMI connection. This jumper is used together with the IPMI settings in the BIOS.

After the BMC is disabled, IPMI health monitoring and remote management functions are no
longer supported.

USB2/3

JSTBY1

BT1

I-SATA7

JWD1

I-SATA6

I-SATA5

I-SATA4

I-SATA3

I-SATA2

I-SATA1

JSD1

I-SATA0

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

2

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

JSD2

LSI3008

(-CTF only)

I-SGPIO2

I-SGPIO1

JSAS1

PRESS FIT

FANA

LE1

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

MH8

USB4/5

USB8(3.0)

BMC Enable

Jumper Settings

Jumper Setting Denition

Pins 1-2 Normal (Default)

Pins 2-3 Disable BMC

JUIDB1

VGA

SP1

IPMI CODE

LAN1

JVR1

USB6/7
(3.0)

DIMMA1

JIPMB1

JD1

SAS CODE

J24

LE3

USB9/10(3.0)

FAN4

JOH1

JPME2

JPTG1

X11SSH-TF

CPU Socket LGA1151

BAR CODE

LEDPWR

MAC CODE

FAN3

LAN2

X550

REV:1.01
DESIGNED IN USA

JVRM2

JVRM1

DIMMA2

JPG1

JBR1

DIMMB2

DIMMB1

IPMI_LAN
USB0/1

JI2C1

FAN2

JTPM1

JI2C2

FAN1

COM1

COM2

JPWR2

1

JPWR1

JPI2C1

1. SMBus to PCI Slots

JPCK1

J2

FAN5

JF1

2. BMC Enabled

55

X11SSH-CTF/TF User's Manual

SAS HDD Enable/Disable (X11SSH-CTF only)

JPSAS1 allows you to enable the SAS HDD. See the table below for jumper settings.

SAS HDD

Jumper Settings

Jumper Setting Denition

Pins 1-2 Enabled

Pins 2-3 Disabled

SAS 3.0 Enable/Disable (X11SSH-CTF only)

JPS1 allows you to enable the onboard SAS 3.0 ports. See the table below for jumper settings.

SAS Enable/Disable

Jumper Settings

Jumper Setting Denition

Pins 1-2 Enabled

Pins 2-3 Disabled

USB2/3

JSTBY1

BT1

I-SATA7

JWD1

I-SATA6

I-SATA5

I-SATA4

I-SATA3

I-SATA2

I-SATA1

JSD1

I-SATA0

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

1

2

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

JSD2

LSI3008

(-CTF only)

I-SGPIO2

I-SGPIO1

JSAS1

PRESS FIT

FANA

LE1

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

MH8

USB4/5

USB8(3.0)

JUIDB1

JIPMB1

JD1

SAS CODE

J24

LE3

USB9/10(3.0)

FAN4

VGA

JOH1

JPME2

JPTG1

X11SSH-TF

CPU Socket LGA1151

BAR CODE

LEDPWR

MAC CODE

FAN3

LAN1

LAN2

X550

SP1

REV:1.01
DESIGNED IN USA

IPMI CODE

JVR1

USB6/7
(3.0)

DIMMA1

JVRM2

JVRM1

DIMMA2

JPG1

JBR1

DIMMB2

DIMMB1

IPMI_LAN
USB0/1

JI2C1

FAN2

JTPM1

JI2C2

FAN1

COM1

COM2

JPWR2

JPWR1

JPI2C1

1. SAS HDD Enable

JPCK1

J2

FAN5

JF1

2. SAS 3.0 Enable

56

Chapter 2: Installation

Manufacturing Mode Select

Close JPME2 to bypass SPI ash security and force the system to use the Manufacturing
Mode, which will allow you to ash the system rmware from a host server to modify system
settings. See the table below for jumper settings.

Manufacturing Mode

Jumper Settings

Jumper Setting Denition

Pins 1-2 Normal (Default)

Pins 2-3 Manufacturing Mode

I2C Bus for VRM

Jumpers JVRM1 and JVRM2 allow the BMC or the PCH to access CPU and memory VRM

controllers. See the table below for jumper settings.

USB2/3

JSTBY1

BT1

I-SATA7

JWD1

I-SATA6

I-SATA5

I-SATA4

I-SATA3

I-SATA2

I-SATA1

JSD1

I-SATA0

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

JSD2

LSI3008

(-CTF only)

I-SGPIO2

I-SGPIO1

JSAS1

PRESS FIT

FANA

LE1

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

MH8

USB4/5

USB8(3.0)

JUIDB1

JIPMB1

JD1

SAS CODE

J24

LE3

USB9/10(3.0)

FAN4

VRM

Jumper Settings

Jumper Setting Denition

Pins 1-2 BMC (Normal)

Pins 2-3 PCH

VGA

SP1

IPMI CODE

LAN1

USB6/7
(3.0)

JVRM2

2

JVRM1

JVR1

DIMMA2

DIMMA1

JOH1

JPME2

1

JPTG1

X11SSH-TF

CPU Socket LGA1151

BAR CODE

LEDPWR

MAC CODE

FAN3

LAN2

X550

REV:1.01
DESIGNED IN USA

JPG1

JBR1

DIMMB2

DIMMB1

IPMI_LAN
USB0/1

JI2C1

FAN2

JTPM1

JI2C2

FAN1

COM1

COM2

JPWR2

JPWR1

JPI2C1

1. Manufacturing Mode

JPCK1

J2

FAN5

JF1

2. JVRM1/JVRM2

57

X11SSH-CTF/TF User's Manual

LANCONF Flash

Use the JPCK1 jumper to ash the LAN EEPROM. The default setting is disabled.

LANCONF Flash

Jumper Settings

Jumper Setting Denition

Pins 1-2 Enabled

Pins 2-3 Disabled

USB2/3

JSTBY1

BT1

I-SATA7

JWD1

I-SATA6

I-SATA5

I-SATA4

I-SATA3

I-SATA2

I-SATA1

JSD1

I-SATA0

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

JSD2

LSI3008

(-CTF only)

I-SGPIO2

I-SGPIO1

JSAS1

PRESS FIT

FANA

LE1

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

MH8

USB4/5

USB8(3.0)

JUIDB1

JIPMB1

JD1

SAS CODE

J24

LE3

USB9/10(3.0)

FAN4

VGA

JOH1

JPME2

JPTG1

X11SSH-TF

CPU Socket LGA1151

BAR CODE

LEDPWR

MAC CODE

FAN3

LAN1

LAN2

X550

SP1

REV:1.01
DESIGNED IN USA

IPMI CODE

JVR1

USB6/7
(3.0)

DIMMA1

JVRM2

JVRM1

DIMMA2

JPG1

JBR1

DIMMB2

DIMMB1

IPMI_LAN
USB0/1

JI2C1

FAN2

JTPM1

JI2C2

FAN1

COM1

COM2

JPWR2

JPWR1

JPI2C1

1. LANCONF Flash

JPCK1

J2

1

FAN5

JF1

58

Chapter 2: Installation

2.9 LED Indicators

LAN1/2 LEDs

The Ethernet ports (located beside the VGA port) have two LEDs. On each port, one LED

indicates activity when ashing while the other LED may be green, amber or off to indicate

the speed of the connection.

LAN1/2 LED

(Connection Speed

Indicator)

LED Color Denition

Off 100 Mb/s

Amber 1 Gb/s

Green 10 Gb/s

Dedicated IPMI LAN LEDs

A dedicated IPMI LAN is also included on the motherboard. The amber LED on the right of
the IPMI LAN port indicates activity, while the green LED on the left indicates the speed of
the connection. See the table below for more information.

USB2/3

JSTBY1

BT1

I-SATA7

JWD1

I-SATA6

I-SATA5

I-SATA4

I-SATA3

JSD1

I-SATA2

IPMI LAN

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

JSD2

LSI3008

I-SATA1

(-CTF only)

I-SGPIO2

I-SGPIO1

JSAS1

I-SATA0

PRESS FIT

FANA

LE1

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

MH8

USB4/5

USB8(3.0)

Activity LEDLink LED

JUIDB1

JIPMB1

JD1

SAS CODE

J24

LE3

USB9/10(3.0)

FAN4

VGA

JOH1

JPME2

JPTG1

X11SSH-TF

CPU Socket LGA1151

BAR CODE

LEDPWR

MAC CODE

FAN3

2

LAN1

LAN2

X550

SP1

REV:1.01
DESIGNED IN USA

IPMI CODE

JVR1

USB6/7
(3.0)

DIMMA1

JVRM2

JVRM1

DIMMA2

JPG1

JBR1

DIMMB2

DIMMB1

1

IPMI_LAN
USB0/1

JI2C1

FAN2

JTPM1

JI2C2

IPMI LAN LEDs

Color Status Denition

Off Off

FAN1

COM1

COM2

JPWR2

JPWR1

JPI2C1

Green:

Solid

Amber

Blinking

JPCK1

J2

JF1

Link/Speed

(Left)

Activity

(Right)

1. LAN 1/2 LED

FAN5

2. IPMI-Dedicated LAN LED

No

Connection

100 Mb/s

Active

59

X11SSH-CTF/TF User's Manual

Onboard Power LED

LEDPWR is an Onboard Power LED. When this LED is lit, it means power is present on the
motherboard. In suspend mode, this LED will blink on and off. Be sure to turn off the system
and unplug the power cord(s) before removing or installing components.

Onboard Power LED Indicator

LED Color Denition

System Off

Off

(power cable not

connected)

Green System On

BMC Heartbeat LED

LEDBMC is the BMC heartbeat LED. When the LED is blinking green, BMC is functioning
normally. See the table below for the LED status.

USB2/3

JSTBY1

I-SATA7

JWD1

BT1

I-SATA6

I-SATA5

I-SATA4

I-SATA3

JSD1

I-SATA2

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

JSD2

LSI3008

I-SATA1

(-CTF only)

I-SGPIO2

I-SGPIO1

JSAS1

I-SATA0

PRESS FIT

FANA

2

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

MH8

USB4/5

USB8(3.0)

LE1

JUIDB1

JIPMB1

J24

LE3

USB9/10(3.0)

JD1

SAS CODE

FAN4

BMC Heartbeat LED Indicator

LED Color Denition

Green:

Blinking

VGA

JOH1

JPME2

JPTG1

X11SSH-TF

LAN2

X550

REV:1.01
DESIGNED IN USA

CPU Socket LGA1151

BAR CODE

SP1

1

LEDPWR

MAC CODE

FAN3

LAN1

IPMI CODE

BMC Normal

USB6/7
(3.0)

IPMI_LAN
USB0/1

JVRM2

JPG1

JVRM1

JBR1

JVR1

DIMMB2

DIMMA2

DIMMB1

DIMMA1

FAN2

JI2C1

JTPM1

JI2C2

FAN1

COM1

COM2

JPWR2

JPWR1

JPI2C1

1. Onboard Power LED

JPCK1

J2

FAN5

JF1

2. BMC Heartbeat LED

60

Chapter 2: Installation

SAS Activity LED (X11SSH-CTF only)

A SAS Activity LED is located at LEDS1. When LEDS1 ashes, it indicates activity on a SAS

port.

SAS Activity

LED Indicator

LED Color Denition

Green:

Blinking

SAS Active

Red SAS Error

Unit ID LED

A rear UID LED indicator at LE1 is located near the UID switch on the I/O back panel. This

UID indicator provides easy identication of a system.unit that may need service.

UID LED

LED Indicator

LED Color Denition

Blue: On Unit Identied

USB2/3

JSTBY1

I-SATA7

JWD1

BT1

I-SATA6

I-SATA5

I-SATA4

I-SATA3

JSD1

I-SATA2

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

1

JSD2

LSI3008

I-SATA1

(-CTF only)

I-SGPIO2

I-SGPIO1

JSAS1

I-SATA0

PRESS FIT

FANA

2

LE1

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

MH8

USB4/5

USB8(3.0)

JUIDB1

JIPMB1

JD1

SAS CODE

J24

LE3

USB9/10(3.0)

FAN4

VGA

JOH1

JPME2

JPTG1

X11SSH-TF

CPU Socket LGA1151

BAR CODE

LEDPWR

MAC CODE

FAN3

LAN1

LAN2

X550

SP1

REV:1.01
DESIGNED IN USA

IPMI CODE

JVR1

USB6/7
(3.0)

DIMMA1

JVRM2

JVRM1

DIMMA2

JPG1

JBR1

DIMMB2

DIMMB1

IPMI_LAN
USB0/1

JI2C1

FAN2

JTPM1

JI2C2

FAN1

COM1

COM2

JPWR2

JPWR1

JPI2C1

1. SAS Activity LED

JPCK1

J2

FAN5

JF1

2. UID LED

61

X11SSH-CTF/TF User's Manual

M.2 LED

The M.2 LED is located at LE3 on the motherboard. When LE3 is blinking, M.2 functions
normally. Refer to the table below for more information

M.2 LED State

LED Color Denition

Green:

Blinking

Device is working

USB2/3

JSTBY1

BT1

I-SATA7

JWD1

I-SATA6

I-SATA5

I-SATA4

I-SATA3

JSD1

I-SATA2

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

MEGERAC

LICENSE

JPS1

JL1

JPSAS1

JPB1

JBT1

Intel
PCH

LEDS1

JSD2

LSI3008

I-SATA1

(-CTF only)

I-SGPIO2

I-SGPIO1

JSAS1

I-SATA0

PRESS FIT

FANA

LE1

LEDBMC

CPU SLOT6 PCI-E 3.0 X8

MH8

USB4/5

USB8(3.0)

JUIDB1

JOH1

JIPMB1

JD1

SAS CODE

J24

LE3

USB9/10(3.0)

FAN4

VGA

JPME2

JPTG1

X11SSH-TF

CPU Socket LGA1151

1

BAR CODE

LEDPWR

MAC CODE

FAN3

LAN1

LAN2

X550

SP1

REV:1.01
DESIGNED IN USA

IPMI CODE

JVR1

USB6/7
(3.0)

DIMMA1

JVRM2

JVRM1

DIMMA2

JPG1

JBR1

DIMMB2

DIMMB1

IPMI_LAN
USB0/1

JI2C1

FAN2

JTPM1

JI2C2

FAN1

COM1

COM2

JPWR2

JPWR1

JPI2C1

1. M.2 LED

JPCK1

J2

FAN5

JF1

62

Chapter 3: Troubleshooting

Chapter 3

Troubleshooting

3.1 Troubleshooting Procedures

Use the following procedures to troubleshoot your system. If you have followed all of the
procedures below and still need assistance, refer to the ‘Technical Support Procedures’ and/
or ‘Returning Merchandise for Service’ section(s) in this chapter. Always disconnect the AC
power cord before adding, changing or installing any non hot-swap hardware components.

Before Power On

1. Make sure that the power connector is connected to your power supply.

2. Make sure that no short circuits exist between the motherboard and chassis.

3. Disconnect all cables from the motherboard, including those for the keyboard and
mouse.

4. Remove all add-on cards.

5. Install a CPU, a heatsink*, and connect the internal speaker and the power LED to the

motherboard. Check all jumper settings as well. (Make sure that the heatsink is fully

seated.)

6. Use the correct type of onboard CMOS battery (CR2032) as recommended by the
manufacturer. To avoid possible explosion, do not install the CMOS battery upside down.

No Power

1. Make sure that no short circuits exist between the motherboard and the chassis.

2. Verify that all jumpers are set to their default positions.

3. Check that the 115V/230V switch on the power supply is properly set.

4. Turn the power switch on and off to test the system.

5. The battery on your motherboard may be old. Check to verify that it still supplies
~3VDC. If it does not, replace it with a new one.

63

X11SSH-CTF/TF User's Manual

No Video

1. If the power is on but you have no video, remove all the add-on cards and cables.

2. Use the speaker to determine if any beep codes exist. Refer to Appendix A for details on
beep codes.

Note: If you are a system integrator, VAR or OEM, a POST diagnostics card is recom­mended. For I/O port 80h codes, refer to Appendix B.

System Boot Failure

If the system does not display POST (Power-On-Self-Test) or does not respond after the
power is turned on, check the following:

1. Check for any error beep from the motherboard speaker.

• If there is no error beep, try to turn on the system without DIMM modules installed. If there

is still no error beep, replace the motherboard.

• If there are error beeps, clear the CMOS settings by unplugging the power cord and

contacting both pads on the CMOS Clear Jumper (JBT1). Refer to chapter 2.

2. Remove all components from the motherboard, especially the DIMM modules. Make
sure that system power is on and that memory error beeps are activated.

3. Turn on the system with only one DIMM module installed. If the system boots, check for
bad DIMM modules or slots by following the Memory Errors Troubleshooting procedure
in this Chapter.

Memory Errors

1. Make sure that the DIMM modules are properly and fully installed.

2. Conrm that you are using the correct memory. Also, it is recommended that you use
the same memory type and speed for all DIMMs in the system. See Section 2.4 for
memory details.

3. Check for bad DIMM modules or slots by swapping modules between slots and noting
the results.

4. Check the power supply voltage 115V/230V switch.

64

Chapter 3: Troubleshooting

Losing the System's Setup Conguration

1. Make sure that you are using a high quality power supply. A poor quality power supply
may cause the system to lose the CMOS setup information. Refer to Section 1.6 for
details on recommended power supplies.

2. The battery on your motherboard may be old. Check to verify that it still supplies
~3VDC. If it does not, replace it with a new one.

3. If the above steps do not x the setup conguration problem, contact your vendor for
repairs.

When the System Becomes Unstable

A. If the system becomes unstable during or after OS installation, check the following:

1. CPU/BIOS support: Make sure that your CPU is supported and that you have the latest
BIOS installed in your system.

2. Memory support: Make sure that the memory modules are supported by testing the
modules using memtest86 or a similar utility.

Note: Refer to the product page on our website at http:\\www.supermicro.com for
memory and CPU support and updates.

3. HDD support: Make sure that all hard disk drives (HDDs) work properly. Replace the
bad HDDs with good ones.

4. System cooling: Check the system cooling to make sure that all heatsink fans and CPU/
system fans, etc., work properly. Check the hardware monitoring settings in the IPMI
to make sure that the CPU and system temperatures are within the normal range. Also
check the front panel Overheat LED and make sure that it is not on.

5. Adequate power supply: Make sure that the power supply provides adequate power to
the system. Make sure that all power connectors are connected. Please refer to our
website for more information on the minimum power requirements.

6. Proper software support: Make sure that the correct drivers are used.

B. If the system becomes unstable before or during OS installation, check the following:

1. Source of installation: Make sure that the devices used for installation are working
properly, including boot devices such as CD/DVD and CD/DVD-ROM.

2. Cable connection: Check to make sure that all cables are connected and working
properly.

65

X11SSH-CTF/TF User's Manual

3. Using the minimum conguration for troubleshooting: Remove all unnecessary

components (starting with add-on cards rst), and use the minimum conguration (but

with a CPU and a memory module installed) to identify the trouble areas. Refer to the
steps listed in Section A above for proper troubleshooting procedures.

4. Identifying bad components by isolating them: If necessary, remove a component in
question from the chassis, and test it in isolation to make sure that it works properly.
Replace a bad component with a good one.

5. Check and change one component at a time instead of changing several items at the
same time. This will help isolate and identify the problem.

6. To nd out if a component is good, swap this component with a new one to see if the
system will work properly. If so, then the old component is bad. You can also install the
component in question in another system. If the new system works, the component is
good and the old system has problems.

66

Chapter 3: Troubleshooting

3.2 Technical Support Procedures

Before contacting Technical Support, please take the following steps. Also, note that as a

motherboard manufacturer, we do not sell directly to end-users, so it is best to rst check with

your distributor or reseller for troubleshooting services. They should know of any possible

problem(s) with the specic system conguration that was sold to you.

1. Please review the ‘Troubleshooting Procedures’ and 'Frequently Asked Questions'
(FAQs) sections in this chapter or see the FAQs on our website before contacting
Technical Support.

2. BIOS upgrades can be downloaded from our website. Note: Not all BIOS can be

ashed depending on the modications to the boot block code.

3. If you still cannot resolve the problem, include the following information when contacting
us for technical support:

• Motherboard model and PCB revision number

• BIOS release date/version (this can be seen on the initial display when your system rst

boots up)

• System conguration

An example of a Technical Support form is posted on our website.

Distributors: For immediate assistance, please have your account number ready when
contacting our technical support department by e-mail.

67

X11SSH-CTF/TF User's Manual

3.3 Frequently Asked Questions

Question: What type of memory does my motherboard support?

Answer: The X11SSH-CTF/TF motherboard supports up to 64 GB of DDR4 2133MHZ ECC

UDIMM memory. See Section 2.4 for details on installing memory.

Question: How do I update my BIOS?

Answer: It is recommended that you do not upgrade your BIOS if you are not experiencing

any problems with your system. Updated BIOS les are located on our website at http://www.

supermicro.com. Please check our BIOS warning message and the information on how to

update your BIOS on our website. Select your motherboard model and download the BIOS

le to your computer. Also, check the current BIOS revision to make sure that it is newer
than your BIOS before downloading. You can choose from the zip le and the .exe le. If
you choose the zip BIOS le, please unzip the BIOS le onto a bootable USB device. Run
the batch le using the format FLASH.BAT lename.rom from your bootable USB device to
ash the BIOS. Then, your system will automatically reboot.

Question: Why can't I turn off the power using the momentary power on/off switch?

Answer: The instant power off function is controlled in BIOS by the Power Button Mode

setting. When the On/Off feature is enabled, the motherboard will have instant off capabilities
as long as the BIOS has control of the system. When the Standby or Suspend feature is

enabled or when the BIOS is not in control such as during memory count (the rst screen

that appears when the system is turned on), the momentary on/off switch must be held for
more than four seconds to shut down the system. This feature is required to implement the
ACPI features on the motherboard.

68

Chapter 3: Troubleshooting

3.4 Battery Removal and Installation

Battery Removal

To remove the onboard battery, follow the steps below:

1. Power off your system and unplug your power cable.

2. Locate the onboard battery as shown below.

3. Using a tool such as a pen or a small screwdriver, push the battery lock outwards to
unlock it. Once unlocked, the battery will pop out from the holder.

4. Remove the battery.

Proper Battery Disposal

Please handle used batteries carefully. Do not damage the battery in any way; a damaged
battery may release hazardous materials into the environment. Do not discard a used battery

in the garbage or a public landll. Please comply with the regulations set up by your local

hazardous waste management agency to dispose of your used battery properly.

Battery Installation

1. To install an onboard battery, follow the steps 1 & 2 above and continue below:

2. Identify the battery's polarity. The positive (+) side should be facing up.

3. Insert the battery into the battery holder and push it down until you hear a click to
ensure that the battery is securely locked.

Important: When replacing a battery, be sure to only replace it with the same type.

OR

69

X11SSH-CTF/TF User's Manual

3.5 Returning Merchandise for Service

A receipt or copy of your invoice marked with the date of purchase is required before any
warranty service will be rendered. You can obtain service by calling your vendor for a Returned
Merchandise Authorization (RMA) number. When returning to the manufacturer, the RMA
number should be prominently displayed on the outside of the shipping carton and mailed
prepaid or hand-carried. Shipping and handling charges will be applied for all orders that
must be mailed when service is complete.

For faster service, RMA authorizations may be requested online (http://www.supermicro.com/

support/rma/).

This warranty only covers normal consumer use and does not cover damages incurred in
shipping or from failure due to the alteration, misuse, abuse or improper maintenance of
products.

During the warranty period, contact your distributor rst for any product problems.

70

Chapter 4: BIOS

Chapter 4

BIOS

4.1 Introduction

This chapter describes the AMIBIOS™ Setup utility for the X11SSH-CTF/TF motherboard.

The BIOS is stored on a chip and can be easily upgraded using a ash program.

Note: Due to periodic changes to the BIOS, some settings may have been added
or deleted and might not yet be recorded in this manual. Please refer to the Manual

Download area of our website for any changes to BIOS that may not be reected in

this manual.

Starting the Setup Utility

To enter the BIOS Setup Utility, hit the <Delete> key while the system is booting-up. (In
most cases, the <Delete> key is used to invoke the BIOS setup screen. There are a few
cases when other keys are used, such as <F1>, <F2>, etc.) Each main BIOS menu option
is described in this manual.

The Main BIOS screen has two main frames. The left frame displays all the options that can

be congured. “Grayed-out” options cannot be congured. The right frame displays the key

legend. Above the key legend is an area reserved for a text message. When an option is
selected in the left frame, it is highlighted in white. Often a text message will accompany it.
(Note that BIOS has default text messages built in. We retain the option to include, omit, or
change any of these text messages.) Settings printed in Bold are the default values.

A " " indicates a submenu. Highlighting such an item and pressing the <Enter> key will
open the list of settings within that submenu.

The BIOS setup utility uses a key-based navigation system called hot keys. Most of these
hot keys (<F1>, <F2>, <F3>, <Enter>, <ESC>, <Arrow> keys, etc.) can be used at any time
during the setup navigation process.

71

X11SSH-CTF/TF User's Manual

4.2 Main Setup

When you rst enter the AMI BIOS setup utility, you will enter the Main setup screen. You can

always return to the Main setup screen by selecting the Main tab on the top of the screen.
The Main BIOS setup screen is shown below.The following Main menu items will be displayed:

System Date/System Time

Use this option to change the system date and time. Highlight System Date or System Time
using the arrow keys. Enter new values using the keyboard. Press the <Tab> key or the arrow

keys to move between elds. The date must be entered in MM/DD/YYYY format. The time

is entered in HH:MM:SS format.

Note: The time is in the 24-hour format. For example, 5:30 P.M. appears as 17:30:00.
The date's default value is 01/01/2015 after RTC reset.

Supermicro X11SSH-CTF

BIOS Version

This item displays the version of the BIOS ROM used in the system.

Build Date

This item displays the date when the version of the BIOS ROM used in the system was built.

CPLD Version

This item displays the Complex Programmable Logic Device version.

72

Memory Information

Total Memory

This item displays the total size of memory available in the system.

Memory Speed

This item displays the memory speed.

Chapter 4: BIOS

73

X11SSH-CTF/TF User's Manual

4.3 Advanced Setup Congurations

Use the arrow keys to select Boot Setup and press <Enter> to access the submenu items.

Warning: Take caution when changing the Advanced settings. An incorrect value, a very high
DRAM frequency, or an incorrect DRAM timing setting may make the system unstable. When
this occurs, revert to the default to the manufacture default settings.

Boot Feature

Quiet Boot

Use this feature to select the screen display between the POST messages and the OEM logo
upon bootup. Select Disabled to display the POST messages. Select Enabled to display the
OEM logo instead of the normal POST messages. The options are Enabled and Disabled.

AddOn ROM Display Mode

Use this feature to set the display mode for the Option ROM. Select Keep Current to display
the current AddOn ROM setting. Select Force BIOS to use the Option ROM display set by
the system BIOS. The options are Force BIOS and Keep Current.

Bootup NumLock State

Use this feature to set the Power-on state for the <Numlock> key. The options are Off and On.

74

Chapter 4: BIOS

Wait For 'F1' If Error

Use this feature to force the system to wait until the 'F1' key is pressed if an error occurs.
The options are Disabled and Enabled.

INT19 (Interrupt 19) Trap Response

Interrupt 19 is the software interrupt that handles the boot disk function. When this item is
set to Immediate, the ROM BIOS of the host adaptors will "capture" Interrupt 19 at bootup
immediately and allow the drives that are attached to these host adaptors to function as
bootable disks. If this item is set to Postponed, the ROM BIOS of the host adaptors will not
capture Interrupt 19 immediately and allow the drives attached to these adaptors to function
as bootable devices at bootup. The options are Immediate and Postponed.

Re-try Boot

If this item is enabled, the BIOS will automatically reboot the system from a specied boot

device after its initial boot failure. The options are Disabled, Legacy Boot, and EFI Boot.

Install Windows 7 USB Support

Enable this feature to use the USB keyboard and mouse during the Windows 7 installation,
since the native XHCI driver support is unavailable. Use a SATA optical drive as a USB drive,
and USB CD/DVD drives are not supported. Disable this feature after the XHCI driver has
been installed in Windows. The options are Disabled and Enabled.

Power Conguration

Watch Dog Function

If enabled, the Watch Dog Timer will allow the system to reset or generate NMI based on
jumper settings when it is expired for more than 5 minutes. The options are Disabled and
Enabled.

Power Button Function

This feature controls how the system shuts down when the power button is pressed. Select 4
Seconds Override for the user to power off the system after pressing and holding the power
button for 4 seconds or longer. Select Instant Off to instantly power off the system as soon
as the user presses the power button. The options are Instant Off and 4 Seconds Override.

Restore on AC Power Loss

Use this feature to set the power state after a power outage. Select Stay-Off for
the system power to remain off after a power loss. Select Power-On for the system
power to be turned on after a power loss. Select Last State to allow the system to
resume its last power state before a power loss. The options are Stay Off, Power On,
and Last State.

75

X11SSH-CTF/TF User's Manual

CPU Conguration

The following CPU information will display:

• Displays the CPU model

• CPU Signature

• Microcode Patch

• Max CPU Speed

• Min CPU Speed

• CPU Speed

• Processor Cores

• Hyper Threading Technology

• Intel VT-x Technology

• Intel SMX Technology

• 64-bit

• EIST Technology

• CPU C3 State

• CPU C6 State

• CPU C7 State

• L1 Data Cache

• L1 Code Cache

• L2 Cache

• L3 Cache

• L4 Cache

Hyper-threading (Available when supported by the CPU)

Select Enabled to support Intel Hyper-threading Technology to enhance CPU performance.
The options are Enabled and Disabled.

76

Chapter 4: BIOS

Active Processor Cores

This feature determines how many CPU cores will be activated for each CPU. When all
is selected, all cores in the CPU will be activated. (Please refer to Intel's website for more
information.) The options are All and 1, 2, and 3.

Intel® Virtualization Technology

Select Enable to use Intel Virtualization Technology so that I/O device assignments will be
reported directly to the VMM (Virtual Memory Management) through the DMAR ACPI Tables.
This feature offers fully-protected I/O resource-sharing across the Intel platforms, providing
the user with greater reliability, security and availability in networking and data-sharing. The
options are Disabled and Enabled.

Hardware Prefetcher (Available when supported by the CPU)

If set to Enabled, the hardware prefetcher will prefetch streams of data and instructions from
the main memory to the L2 cache to improve CPU performance. The options are Disabled
and Enabled.

Adjacent Cache Line Prefetch (Available when supported by the CPU)

The CPU prefetches the cache line for 64 bytes if this feature is set to Disabled. The CPU
prefetches both cache lines for 128 bytes as comprised if this feature is set to Enabled.

CPU AES

Select Enabled to enable Intel CPU Advanced Encryption Standard (AES) Instructions for
CPU to enhance data integrity. The options are Disabled and Enabled.

Boot Performance Mode

This feature allows the user to select the performance state that the BIOS will set before the
operating system handoff. The options are Power Saving, Max Non-Turbo Performance,
and Turbo Performance.

HardWare P-States (HWP)

Use this feature to enable or disable hardware P-States support. The options are Disabled
and Enabled.

Intel® SpeedStep™

Intel SpeedStep Technology allows the system to automatically adjust processor voltage and

core frequency to reduce power consumption and heat dissipation. The options are Disabled
and Enabled.

Turbo Mode

Select Enabled for processor cores to run faster than the frequency specied by the

manufacturer. The options are Disabled and Enabled.

77

X11SSH-CTF/TF User's Manual

Package Power Limit MSR Lock

Select Enabled to lock the package power limit for the model specic registers. The options

are Disabled and Enabled.

Power Limit 1 Override

Select Enabled to support average power limit (PL1) override. The default setting is Disabled.

Power Limit 2 Override

Select Enabled to support rapid power limit (PL2) override. The default setting is Enabled.

Power Limit 2

Use this item to congure the value for Power Limit 2. The value is in milli watts and the step

size is 125mW. Use the number keys on your keyboard to enter the value. Enter 0 to use the
manufacture default setting. If the value is 0, the BIOS will set PL2 as 1.25* TDP.

1-Core Ratio Limit Override

This increases (multiplies) 1 clock speed in the CPU core in relation to the bus speed when
one CPU core is active. Press "+" or "-" on your keyboard to change the value. Enter 0 to
use the manufacture default setting.

2-Core Ratio Limit Override

This increases (multiplies) 2 clock speeds in the CPU core in relation to the bus speed when
two CPU cores are active. Press "+" or "-" on your keyboard to change the value. Enter 0 to
use the manufacture default setting.

3-Core Ratio Limit Override

This increases (multiplies) 3 clock speeds in the CPU core in relation to the bus speed when
three CPU cores are active. Press "+" or "-" on your keyboard to change the value. Enter 0
to use the manufacture default setting.

4-Core Ratio Limit Override

This increases (multiplies) 4 clock speeds in the CPU core in relation to the bus speed when
three CPU cores are active. Press "+" or "-" on your keyboard to change the value. Enter 0
to use the manufacture default setting.

CPU C-States

Use this feature to enable the C-State of the CPU. The options are Disabled and Enabled.

Enhanced C-States

Use this feature to enable the enhanced C-State of the CPU. The options are Disabled and
Enabled.

78

Chapter 4: BIOS

C-State Auto Demotion

Use this feature to prevent unnecessary excursions into the C-states to improve latency. The
options are Disabled, C1, C3, and C1 and C3.

C-State Un-Demotion

This feature allows the user to enable or disable the un-demotion of C-State. The options are
Disabled, C1, C3, and C1 and C3

Package C-State Demotion

Use this feature to enable or disable the Package C-State demotion. The options are Disabled
and Enabled.

Package C-State Un-Demotion

Use this feature to enable or disable the Package C-State un-demotion. The options are

Disabled and Enabled.

C-State Pre-Wake

This feature allows the user to enable or disable the C-State Pre-Wake. The options are
Disabled and Enabled.

Package C-State Limit

Use this feature to set the Package C-State limit. The options are C0/C1, C2, C3, C6, C7,
C7s, C8, and Auto.

CPU Thermal Conguration

CPU DTS

Select Enabled for the ACPI thermal management to use the DTS SMM mechanism to
obtain CPU temperature values. Select Disabled for EC to report the CPU temperature
values. The options are Disabled and Enabled.

ACPI 3.0 T-States

Select Enabled to support CPU throttling by the operating system to reduce power
consumption. The options are Disabled and Enabled.

79

X11SSH-CTF/TF User's Manual

Chipset Conguration

Warning: Setting the wrong values in the following features may cause the system to malfunc­tion.

System Agent (SA) Conguration

The following System Agent information will display:

• System Agent Bridge Name

• SA PCIe Code Version

• VT-d

VT-d

Select Enabled to enable Intel Virtualization Technology support for Direct I/O VT-d by
reporting the I/O device assignments to VMM through the DMAR ACPI Tables. This feature
offers fully-protected I/O resource-sharing across the Intel platforms, providing the user with
greater reliability, security and availability in networking and data-sharing. The options are

Enabled and Disabled.

SW Guard Extensions (SGX)

Use this feature to enable or disable the Intel Software Guard Extensions (SGX). SGX is a
set of CPU instructions that increases software security. The options are Disabled, Enabled,
and Software Controlled.

Select Owner EPOCH Input Type

Use this feature to select an Intel Software Guard Extensions (SGX) EPOCH mode. Each
mode has different values, which can be entered manually. The options are No Change

in Owner EPOCHs, Change to New Random Owner EPOCHs, and Manual User Dened

Owner EPOCHs.

PRMRR Size

The BIOS must reserve a contiguous region of Processor Reserved Memory (PRM) in the
Processor Reserved Memory Range Register (PRMRR). This feature appears if SW Guard
Extensions is set to Enabled. The options are Auto, 32MB, 64MB, and 128MB.

Graphics Conguration

Primary Display

Use this feature to select the graphics device to be used as the primary display. The options
are PEG and PCIE.

80

Chapter 4: BIOS

Primary PEG

This feature allows the user to select the primary PCI Express Graphics (PEG) slot. The
default is CPU SLOT6 PCI-E 3.0 X8 (IN X8).

Primary PCIE (PCI-Express Graphics)

This feature allows the user to specify which graphics card to be used as the primary
graphics card. The default is PCH SLOT4 PCI-E 3.0 X2 (IN X4).

DMI/OPI Conguration

The following DMI information will display:

• DMI

DMI VC1 Control

Use this feature to enable or disable DMI Virtual Channel 1. The options are Enabled and

Disabled.

DMI VCm Control

Use this feature to enable or disable the DMI Virtual Channel map. The options are Enabled
and Disabled.

CPU DMI Link ASPM Control

Use this feature to set the ASPM (Active State Power Management) state on the SA (System
Agent) side of the DMI Link. The options are Disabled and L1.

DMI Extended Sync Control

Use this feature to enable or disable the DMI extended synchronization. The options are
Enabled and Disabled.

DMI De-Emphasis Control

Use this feature to congure the De-emphasis control on DMI. The options are -6 dB and

-3.5 dB.

PEG Port Conguration

LSI SAS3008

SAS3008 Max Link Speed

Use this item to congure the SAS3008 link speed. The options are Auto, Gen1, Gen2,
and Gen3.

81

X11SSH-CTF/TF User's Manual

SAS3008 Max Payload Size

Select Auto for the system BIOS to automatically set the maximum payload value for the
PEG0 device to enhance system performance. The options are Auto, 128 TLP, and 256
TLP.

SAS3008 ASPM Support

Use this item to set the Active State Power Management (ASPM) level for a PCI-E device.
Select Auto for the system BIOS to automatically set the ASPM level based on the system
conguration. Select Disabled to disable ASPM support. Disabled, Auto, ASPM L0s, ASPM
L1, and ASPM L0s & L1.

SAS3008 Power Limit Value

Use this feature to set the upper limit on the power supplied by the specied slot. Press

"+" or "-" on your keyboard to change this value. The default setting is 75.

SAS3008 Power Limit Scale

Use this feature to select the scale used for the slot power limit value. The options are

1.0x, 0.1x, 0.01x, and 0.001x.

CPU SLOT6 PCI-E 3.0 X8

SLOT6 Max Link Speed

Use this item to congure the link speed of a PCI-E port specied by the user. The options

are Auto, Gen1, Gen2, and Gen3.

SLOT6 Max Payload Size

Select Auto for the system BIOS to automatically set the maximum payload value for a PCI-E
device to enhance system performance. The options are Auto, 128 TLP, and 256 TLP.

SLOT6 ASPM Support

Use this item to set the Active State Power Management (ASPM) level for a PCI-E device.
Select Auto for the system BIOS to automatically set the ASPM level based on the system

conguration. Select Disabled to disable ASPM support. The options are Disabled, Auto,

ASPM L0s, ASPM L1, and ASPM L0s & L1.

SLOT6 Power Limit Value

Use this feature to set the upper limit on the power supplied by the PCIE slot. Press "+"
or "-" on your keyboard to change this value. The default setting is 75.

SLOT6 Power Limit Scale

Use this feature to select the scale used for the slot power limit value. The options are

1.0x, 0.1x, 0.01x, and 0.001x.

82

Chapter 4: BIOS

Program PCIe ASPM After OPROM

PCIe ASPM, the Active State Power Management for PCI Express slots, is a power
management protocol used to manage power consumption of serial-link devices installed
on PCI-Exp slots during a prolonged off-peak time. If this item is set to Enabled, PCI-E
ASMP will be programmed after OPROM. If this item is set to Disabled, the PCI-E ASPM
will be programmed before OPROM. The options are Disabled and Enabled.

Memory Conguration

The following memory information will display:

• Memory RC Version

• Memory Frequency

• Total Memory

• VDD

• DIMMA1

• DIMMA2

• DIMMB1

• DIMMB2

• Memory Timings (tCL-tRCD-tRP-tRAS)

Maximum Memory Frequency

Use this feature to set the maximum memory frequency for onboard memory modules. The
options are Auto, 1067, 1200, 1333, 1400, 1600, 1800, 1867, 2000, 2133, 2200, and 2400.

Max TOLUD

This feature sets the maximum TOLUD value, which species the "Top of Low Usable

DRAM" memory space to be used by internal graphics devices, GTT Stolen Memory, and
TSEG, respectively, if these devices are enabled. The options are Dynamic, 1 GB, 1.25
GB, 1.5 GB, 1.75 GB, 2 GB, 2.25 GB, 2.5 GB, 2.75 GB, 3 GB, 3.25 GB, and 3.5 GB.

Energy Performance Gain

Use this feature to enable or disable the energy performance gain. The options are Disabled
and Enabled.

Memory Scrambler

Select Enabled to enable memory scrambler support. The options are Disabled and
Enabled.

83

X11SSH-CTF/TF User's Manual

Fast Boot

Use this feature to enable or disable fast path through the memory reference code. The
options are Enabled and Disabled.

REFRESH_2X_MODE

Use this feature to select the refresh mode. The options are Disabled, 1-Enabled for WARM
or HOT, and 2-Enabled HOT only.

Closed Loop Thermal Management

Use this feature to monitor the power consumption and temperature of the system to predict
a thermal trend. The options are Disabled and Enabled.

GT - Power Management Control

The following GT - Power Management Control information will display:

• GT Info

RC6 (Render Standby)

Select Enabled to enable render standby support. The options are Disabled and Enabled.

PCH-IO Conguration

The following PCH-IO information will display:

• Intel PCH RC Version

• Intel PCH SKU Name

• Intel PCH Rev ID

PCI Express Conguration

PCH DMI Link ASPM Control

Use this feature to set the ASPM (Active State Power Management) state on the SA (System
Agent) side of the DMI Link. The options are Disabled and Enabled.

Peer Memory Write Enable

Use this feature to enable or disable peer memory write. The options are Disabled or
Enabled.

84

Chapter 4: BIOS

PCH SLOT4 PCI-E 3.0 X2 (IN X4)

SLOT4 ASPM Support

Use this item to set the Active State Power Management (ASPM) level for a PCI-E device.
Select Auto for the system BIOS to automatically set the ASPM level based on the system

conguration. Select Disabled to disable ASPM support. The options are Disabled, L0s,

L1, L0s & L1, and Auto.

SLOT4 L1 Substates

Use this feature to congure the PCI Express L1 Substates. The options are Disabled,

L1.1, L1.2, and L1.1 & L1.2

SLOT4 PCIe Speed

Use this feature to select the PCI Express port speed. The options are Auto, Gen1, Gen2,
and Gen3.

SLOT4 Detect Non-Compliance Device

Select Enabled for the AMI BIOS to automatically detect a PCI-E device that is not compliant
with the PCI-E standards. The options are Disabled and Enabled.

X550 PCI-E 3.0 X4

X550 ASPM Support

Use this item to set the Active State Power Management (ASPM) level for a PCI-E device.
Select Auto for the system BIOS to automatically set the ASPM level based on the system

conguration. Select Disabled to disable ASPM support. The options are Disabled, L0s,

L1, L0s & L1, and Auto.

X550 L1 Substates

Use this feature to congure the PCI Express L1 Substates. The options are Disabled,

L1.1, L1.2, and L1.1 & L1.2

X550 PCIe Speed

Use this feature to select the PCI Express port speed. The options are Auto, Gen1, Gen2,
and Gen3.

X550 Detect Non-Compliance Device

Select Enabled for the AMI BIOS to automatically detect a PCI-E device that is not compliant
with the PCI-E standards. The options are Disabled and Enabled.

Port 61h bit-4 Emulation

Select Enabled to enable the emulation of Port 61h bit-4 toggling in SMM (System Management
Mode). The options are Disabled and Enabled.

85

X11SSH-CTF/TF User's Manual

PCIe PLL SSC

Enable this feature to reduce EMI interference by down spreading clock 0.5%. Disable this
feature to centralize the clock without spreading. The options are Disabled and Enabled.

SATA Conguration

When this submenu is selected, the AMI BIOS automatically detects the presence of the SATA
devices that are supported by the Intel PCH chip and displays the following items:

SATA Controller(s)

This item enables or disables the onboard SATA controller supported by the Intel PCH chip.
The options are Enabled and Disabled.

SATA Mode Selection

Use this item to select the mode for the installed SATA drives. The options are AHCI and RAID.

*If the item above "SATA Mode Selection" is set to RAID, the following items will
display:

SATA RAID Option ROM/UEFI Driver

Select UEFI to load the EFI drvier for system boot. Select Legacy to load a legacy driver for
system boot. The options are Legacy ROM and UEFI Driver.

SATA Frozen

Use this item to enable the HDD Security Frozen Mode. The options are Enabled and

Disabled.

Serial ATA Port 0 ~ Port 7

This item displays the information detected on the installed SATA drive on the particular
SATA port.

• Model number of drive and capacity

• Software Preserve Support

Port 0 ~ Port 7 Hot Plug

This feature designates the SATA port specied for hot plugging. Set this item to Enabled

for hot-plugging support, which will allow the user to replace a SATA disk drive without
shutting down the system. The options are Disabled and Enabled.

Port 0 ~ Port 7 Spin Up Device

On an edge detect from 0 to 1, set this item to allow the PCH to initialize the device. The
options are Enabled and Disabled.

86

Chapter 4: BIOS

Port 0 ~ Port 7 SATA Device Type

Use this item to specify if the SATA port specied by the user should be connected to a Solid

State drive or a Hard Disk Drive. The options are Hard Disk Drive and Solid State Drive.

PCIe/PCI/PnP Conguration

The following information will display:

• PCI Bus Driver Version

• PCI Devices Common Settings:

PCI Latency Timer

Use this feature to set the latency Timer of each PCI device installed on a PCI bus. Select
32 to set the PCI latency to 32 PCI clock cycles. The options are 32 PCI Bus Clocks, 64
PCI Bus Clocks, 96 PCI Bus Clocks, 128 PCI Bus Clocks, 160 PCI Bus Clocks, 192 PCI Bus
Clocks, 224 PCI Bus Clocks, and 248 PCI Bus Clocks.

PCI-X Latency Timer

Use this feature to set the latency Timer of each PCI-X device installed on a PCI bus. Select
64 to set the PCI latency to 64 PCI clock cycles. The options are 32 PCI Bus Clocks, 64 PCI
Bus Clocks, 96 PCI Bus Clocks, 128 PCI Bus Clocks, 160 PCI Bus Clocks, 192 PCI Bus
Clocks, 224 PCI Bus Clocks, and 248 PCI Bus Clocks.

PCI PERR/SERR Support

Select Enabled to allow a PCI device to generate a PERR/SERR number for a PCI Bus Signal
Error Event. The options are Disabled and Enabled.

Above 4G Decoding (Available if the system supports 64-bit PCI decoding)

Select Enabled to decode a PCI device that supports 64-bit in the space above 4G Address.
The options are Disabled and Enabled.

SR-IOV Support

Use this feature to enable or disable Single Root IO Virtualization Support. The options are

Disabled and Enabled.

PCH SLOT4 PCI-E 3.0 X2 (IN X4) OPROM

Use this feature to select which rmware type to be loaded for the add-on card in this slot.

The options are Disabled, Legacy, and EFI.

CPU SLOT6 PCI-E 3.0 X8 OPROM

Use this feature to select which rmware type to be loaded for the add-on card in this slot.

The options are Disabled, Legacy, and EFI.

87

X11SSH-CTF/TF User's Manual

Onboard 10G LAN Option ROM Type

Use this item to select the Onboard 10G LAN Option ROM type. The options are Disabled,

Legacy, and EFI.

Onboard SAS Option ROM

Select Enabled to enable SAS Option ROM support to boot the computer using a SAS device

specied by the user. The options are Disabled, Legacy, and EFI.

Onboard Video Option ROM

Use this item to select the Onboard Video Option ROM type. The options are Disabled,

Legacy, and EFI.

Network Stack

Select Enabled to enable PXE (Preboot Execution Environment) or UEFI (Unied Extensible

Firmware Interface) for network stack support. The options are Disabled and Enabled.

IPv4 PXE Support

Select Enabled to enable IPv4 PXE boot support. The options are Disabled and Enabled.

IPv6 PXE Support

Select Enabled to enable IPv6 PXE boot support. The options are Disabled and Enabled.

PXE boot wait time

Use this option to specify the wait time to press the ESC key to abort the PXE boot. Press
"+" or "-" on your keyboard to change the value. The default setting is 0.

Media detect count

Use this option to specify the number of times media will be checked. Press "+" or "-" on your
keyboard to change the value. The default setting is 1.

Super IO Conguration

The following Super IO information will display:

• Super IO Chip AST2400

Super IO Chip Logical Device(s) Conguration

Serial Port 1

Serial Port 1 Conguration

This submenu allows the user the congure settings of Serial Port 1.

88

Chapter 4: BIOS

Serial Port 1

Select Enabled to enable the selected onboard serial port. The options are Disabled and

Enabled.

Logical Device Settings

This item displays the status of a serial part specied by the user.

Serial Port 1 Change Settings

This feature species the base I/O port address and the Interrupt Request address of a serial
port specied by the user. Select Auto to allow the BIOS to automatically assign the base

I/O and IRQ address. The options are Auto, (IO=3F8h; IRQ=4;), (IO=3F8h; IRQ=3, 4, 5, 6,
7, 9, 10, 11, 12;), (IO=2F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;), (IO=3E8h; IRQ=3, 4, 5, 6, 7,
9, 10, 11, 12;), and (IO=2E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;).

Serial Port 2

Serial Port 2 Conguration

This submenu allows the user the congure settings of Serial Port 1.

Serial Port 2

Select Enabled to enable the selected onboard serial port. The options are Disabled and

Enabled.

Logical Device Settings

This item displays the status of a serial part specied by the user.

Serial Port 2 Change Settings

This feature species the base I/O port address and the Interrupt Request address of a serial
port specied by the user. Select Auto to allow the BIOS to automatically assign the base

I/O and IRQ address. The options are Auto, (IO=2F8h; IRQ=3;), (IO=3F8h; IRQ=3, 4, 5, 6,
7, 9, 10, 11, 12;), (IO=2F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;), (IO=3E8h; IRQ=3, 4, 5, 6, 7,
9, 10, 11, 12;), and (IO=2E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;).

Serial Port 2 Attribute (Available for Serial Port 2 only)

Select SOL to use COM Port 2 as a Serial Over LAN (SOL) port for console redirection. The
options are SOL and COM.

Intel Server Platform Services

The following Intel Server Platform Services information will display:

• ME BIOS Interface Version

• SPS Version

89

X11SSH-CTF/TF User's Manual

• ME FW Status Value

• ME FW State

• ME FW Operation State

• ME FW Error Code

• ME NM FW Status Value

• BIOS Booting Mode

• Cores Disabled

• ME FW SKU Information

• End-of-POST Status

Serial Port Console Redirection

COM1 Console Redirection

Select Enabled to enable console redirection support for a serial port specied by the user.

The options are Enabled and Disabled.

*If the item above set to Enabled, the following items will become available for user's

conguration:

COM1 Console Redirection Settings

This feature allows the user to specify how the host computer will exchange data with the
client computer, which is the remote computer used by the user.

COM1 Terminal Type

This feature allows the user to select the target terminal emulation type for Console
Redirection. Select VT100 to use the ASCII Character set. Select VT100+ to add color and
function key support. Select ANSI to use the Extended ASCII Character Set. Select VT-UTF8
to use UTF8 encoding to map Unicode characters into one or more bytes. The options are
VT100, VT100+, VT-UTF8, and ANSI.

COM1 Bits Per second

Use this feature to set the transmission speed for a serial port used in Console Redirection.
Make sure that the same speed is used in the host computer and the client computer. A lower
transmission speed may be required for long and busy lines. The options are 9600, 19200,
38400, 57600 and 115200 (bits per second).

90

Chapter 4: BIOS

COM1 Data Bits

Use this feature to set the data transmission size for Console Redirection. The options are
7 Bits and 8 Bits.

COM1 Parity

A parity bit can be sent along with regular data bits to detect data transmission errors. Select
Even if the parity bit is set to 0, and the number of 1's in data bits is even. Select Odd if the
parity bit is set to 0, and the number of 1's in data bits is odd. Select None if you do not want
to send a parity bit with your data bits in transmission. Select Mark to add a mark as a parity
bit to be sent along with the data bits. Select Space to add a Space as a parity bit to be sent
with your data bits. The options are None, Even, Odd, Mark, and Space.

COM1 Stop Bits

A stop bit indicates the end of a serial data packet. Select 1 Stop Bit for standard serial data
communication. Select 2 Stop Bits if slower devices are used. The options are 1 and 2.

COM1 Flow Control

Use this feature to set the ow control for Console Redirection to prevent data loss caused
by buffer overow. Send a "Stop" signal to stop sending data when the receiving buffer is full.

Send a "Start" signal to start sending data when the receiving buffer is empty. The options
are None and Hardware RTS/CTS.

COM1 VT-UTF8 Combo Key Support

Select Enabled to enable VT-UTF8 Combination Key support for ANSI/VT100 terminals. The
options are Disabled and Enabled.

COM1 Recorder Mode

Select Enabled to capture the data displayed on a terminal and send it as text messages to
a remote server. The options are Disabled and Enabled.

COM1 Resolution 100x31

Select Enabled for extended-terminal resolution support. The options are Disabled and

Enabled.

COM1 Legacy OS Redirection Resolution

Use this feature to select the number of rows and columns used in Console Redirection for
legacy OS support. The options are 80x24 and 80x25.

COM1 Putty KeyPad

This feature selects the settings for Function Keys and KeyPad used for Putty, which is a
terminal emulator designed for the Windows OS. The options are VT100, LINUX, XTERMR6,
SC0, ESCN, and VT400.

91

X11SSH-CTF/TF User's Manual

COM1 Redirection After BIOS POST

Use this feature to enable or disable legacy console redirection after BIOS POST. When set to
Bootloader, legacy console redirection is disabled before booting the OS. When set to Always
Enable, legacy console redirection remains enabled when booting the OS. The options are

Always Enable and Bootloader.

SOL/COM2

SOL/COM2 Console Redirection

Select Enabled to use the SOL port for Console Redirection. The options are Disabled and
Enabled.

*If the item above set to Enabled, the following items will become available for user's

conguration:

SOL/COM2 Console Redirection Settings

Use this feature to specify how the host computer will exchange data with the client computer,
which is the remote computer used by the user.

COM2 Terminal Type

Use this feature to select the target terminal emulation type for Console Redirection. Select
VT100 to use the ASCII Character set. Select VT100+ to add color and function key support.
Select ANSI to use the Extended ASCII Character Set. Select VT-UTF8 to use UTF8 encoding
to map Unicode characters into one or more bytes. The options are ANSI, VT100, VT100+,
and VT-UTF8.

COM2 Bits Per second

Use this feature to set the transmission speed for a serial port used in Console Redirection.
Make sure that the same speed is used in the host computer and the client computer. A lower
transmission speed may be required for long and busy lines. The options are 9600, 19200,
38400, 57600 and 115200 (bits per second).

COM2 Data Bits

Use this feature to set the data transmission size for Console Redirection. The options are
7 Bits and 8 Bits.

COM2 Parity

A parity bit can be sent along with regular data bits to detect data transmission errors. Select
Even if the parity bit is set to 0, and the number of 1's in data bits is even. Select Odd if the
parity bit is set to 0, and the number of 1's in data bits is odd. Select None if you do not want
to send a parity bit with your data bits in transmission. Select Mark to add a mark as a parity
bit to be sent along with the data bits. Select Space to add a Space as a parity bit to be sent
with your data bits. The options are None, Even, Odd, Mark and Space.

92

Chapter 4: BIOS

COM2 Stop Bits

A stop bit indicates the end of a serial data packet. Select 1 Stop Bit for standard serial data
communication. Select 2 Stop Bits if slower devices are used. The options are 1 and 2.

COM2 Flow Control

Use this feature to set the ow control for Console Redirection to prevent data loss caused
by buffer overow. Send a "Stop" signal to stop sending data when the receiving buffer is full.

Send a "Start" signal to start sending data when the receiving buffer is empty. The options
are None and Hardware RTS/CTS.

COM2 VT-UTF8 Combo Key Support

Select Enabled to enable VT-UTF8 Combination Key support for ANSI/VT100 terminals. The
options are Disabled and Enabled.

COM2 Recorder Mode

Select Enabled to capture the data displayed on a terminal and send it as text messages to
a remote server. The options are Disabled and Enabled.

COM2 Resolution 100x31

Select Enabled for extended-terminal resolution support. The options are Disabled and

Enabled.

COM2 Legacy OS Redirection Resolution

Use this feature to select the number of rows and columns used in Console Redirection for
legacy OS support. The options are 80x24 and 80x25.

COM2 Putty KeyPad

This feature selects Function Keys and KeyPad settings for Putty, which is a terminal emulator
designed for the Windows OS. The options are VT100, LINUX, XTERMR6, SCO, ESCN, and
VT400.

COM2 Redirection After BIOS POST

Use this feature to enable or disable legacy Console Redirection after BIOS POST. When
set to Bootloader, legacy Console Redirection is disabled before booting the OS. When set
to Always Enable, legacy Console Redirection remains enabled when booting the OS. The
options are Always Enable and Bootloader.

EMS (Emergency Management Services) Console Redirection

Select Enabled to use a COM port selected by the user for EMS Console Redirection. The
options are Enabled and Disabled.

*If the item above set to Enabled, the following items will become available for user's

conguration:

93

X11SSH-CTF/TF User's Manual

EMS Console Redirection Settings

This feature allows the user to specify how the host computer will exchange data with the
client computer, which is the remote computer used by the user.

Out-of-Band Mgmt Port

The feature selects a serial port in a client server to be used by the Microsoft Windows
Emergency Management Services (EMS) to communicate with a remote host server. The
options are COM1 and SOL/COM2.

Terminal Type

Use this feature to select the target terminal emulation type for Console Redirection. Select
VT100 to use the ASCII character set. Select VT100+ to add color and function key support.
Select ANSI to use the extended ASCII character set. Select VT-UTF8 to use UTF8 encoding
to map Unicode characters into one or more bytes. The options are VT100, VT100+, VT-

UTF8, and ANSI.

Bits Per Second

This item sets the transmission speed for a serial port used in Console Redirection. Make
sure that the same speed is used in the host computer and the client computer. A lower
transmission speed may be required for long and busy lines. The options are 9600, 19200,
57600, and 115200 (bits per second).

Flow Control

Use this item to set the ow control for Console Redirection to prevent data loss caused by
buffer overow. Send a "Stop" signal to stop sending data when the receiving buffer is full.

Send a "Start" signal to start sending data when the receiving buffer is empty. The options
are None, Hardware RTS/CTS, and Software Xon/Xoff.

Data Bits

Parity

Stop Bits

ACPI Settings

High Precision Event Timer

Select Enabled to activate the High Performance Event Timer (HPET) that produces periodic
interrupts at a much higher frequency than a Real-time Clock (RTC) does in synchronizing
multimedia streams, providing smooth playback and reducing the dependency on other
timestamp calculation devices, such as an x86 RDTSC Instruction embedded in the CPU.
The High Performance Event Timer is used to replace the 8254 Programmable Interval Timer.
The options are Disabled and Enabled.

94

Chapter 4: BIOS

WHEA Support

Select Enabled to support the Windows Hardware Error Architecture (WHEA) platform and
provide a common infrastructure for the system to handle hardware errors within the Windows
OS environment to reduce system crashes and to enhance system recovery and health
monitoring. The options are Disabled and Enabled.

Trusted Computing

Security Device Support

If this feature and the TPM jumper on the motherboard are both set to Enabled, onbaord

security devices will be enabled for TPM (Trusted Platform Module) support to enhance data
integrity and network security. Please reboot the system for a change on this setting to take
effect. The options are Disabled and Enabled.

*If the item above set to Enabled, the following items will become available for user's

conguration:

The following Platform Conguration Register information will display:

Active PCR banks

Available PCR banks

SHA-1 PCR Bank

Use this item to disable or enable the SHA-1 Platform Conguration Register (PCR) bank for

the installed TPM device. The options are Disabled and Enabled.

SHA256 PCR Bank

Use this item to disable or enable the SHA256 Platform Conguration Register (PCR) bank

for the installed TPM device. The options are Disabled and Enabled.

TPM State

This feature changes the TPM State. The options are Disabled and Enabled. Note: The
system will restart to change the TPM State.

Pending TPM operation

Use this item to schedule a TPM-related operation to be performed by a security device for
system data integrity. Your system will reboot to carry out a pending TPM operation. The
options are None and TPM Clear.

Platform Hierarchy

Use this item to disable or enable platform hierarchy for platform protection. The options are
Disabled and Enabled.

95

X11SSH-CTF/TF User's Manual

Storage Hierarchy

Use this item to disable or enable storage hierarchy for cryptographic protection. The options
are Disabled and Enabled.

Endorsement Hierarchy

Use this item to disable or enable endorsement hierarchy for privacy control. The options are
Disabled and Enabled.

Hash Policy

Use this item to select which hash policy to use. SHA-1 is the most secured, but it may not
be supported by all operating systems. The options are Sha-1 and Sha256.

Device Select

Use this feature to select the TPM version. TPM 1.2 will restrict support to TPM 1.2 devices.
TPM 2.0 will restrict support for TPM 2.0 devices. Select Auto to enable support for both
versions. The default setting is Auto.

The following are informational status messages that indicate the current TPM State:

TPM Enabled Status

TPM Active Status

TPM Owner Status

TXT Support

Intel TXT (Trusted Execution Technology) helps protect against software-based attacks and

ensures protection, condentiality and integrity of data stored or created on the system. Use

this feature to enable or disable TXT Support. The options are Disabled and Enabled.

iSCSi Conguration

iSCSI Initiator Name

This feature allows the user to enter the unique name of the iSCSI Initiator in IQN format.

Once the name of the iSCSI Initiator is entered into the system, congure the proper settings

for the following items.

Add an Attempt

Delete Attempts

Change Attempt order

96

Chapter 4: BIOS

Intel Ethernet Controller X550 - 00:25:90:5D:AF:26

NIC Conguration

Link Speed

This feature allows the user to specify the port speed used for the selected boot protocol.
The options are Auto Negotiated, 10 Mbps Half, 10 Mbps Full, 100 Mbps Half, and 100
Mbps Full.

Wake On LAN

Select Enabled for Wake_On_LAN support, which will allow the system to "wake up" when
an onboard device receives an incoming signal. The options are Disabled and Enabled.

Blink LEDs

Use this feature to identify the physical network port by blinking the associated LED. Use the
keyboard to select a value.

UEFI Driver

This item displays the UEFI driver version.

Adapter PBA

This item displays the Processor Bus Adapter (PBA) model number. The PBA number is a
nine digit number (i.e., 010B00-000) located near the serial number.

Device Name

This item displays the adapter device name.

Chip Type

This item displays the network adapter chipset name.

PCI Device ID

This item displays the device ID number.

PCI Address

This item displays the PCI address for this computer. PCI addresses are three two-digit
hexadecimal numbers.

Link Status

This item displays the connection status.

MAC Address

This item displays the MAC address for this computer. Mac addresses are six two-digit
hexadecimal numbers.

97

X11SSH-CTF/TF User's Manual

Virtual MAC Address

This item displays the Virtual MAC address for this computer. Mac addresses are six two-digit
hexadecimal numbers.

Intel Ethernet Controller X550 - 00:25:90:5D:AF:27

NIC Conguration

Link Speed

This feature allows the user to specify the port speed used for the selected boot protocol.
The options are Auto Negotiated, 10 Mbps Half, 10 Mbps Full, 100 Mbps Half, and 100
Mbps Full.

Wake On LAN

Select Enabled for Wake_On_LAN support, which will allow the system to "wake up" when
an onboard device receives an incoming signal. The options are Disabled and Enabled.

Blink LEDs

Use this feature to identify the physical network port by blinking the associated LED. Use the
keybaord to select a value.

UEFI Driver

This item displays the UEFI driver version.

Adapter PBA

This item displays the Processor Bus Adapter (PBA) model number. The PBA number is a
nine digit number (i.e., 010B00-000) located near the serial number.

Device Name

This item displays the adapter device name.

Chip Type

This item displays the network adapter chipset name.

PCI Device ID

This item displays the device ID number.

PCI Address

This item displays the PCI address for this computer. PCI addresses are three two-digit
hexadecimal numbers.

98

Chapter 4: BIOS

Link Status

This item displays the connection status.

MAC Address

This item displays the MAC address for this computer. Mac addresses are six two-digit
hexadecimal numbers.

Virtual MAC Address

This item displays the Virtual MAC address for this computer. Mac addresses are six two-digit
hexadecimal numbers.

99

X11SSH-CTF/TF User's Manual

4.4 Event Logs

Use this feature to congure Event Log settings.

Change SMBIOS Event Log Settings

Enabling/Disabling Options

SMBIOS Event Log

Change this item to enable or disable all features of the SMBIOS Event Logging during system
boot. The options are Enabled and Disabled.

Erasing Settings

Erase Event Log

If No is selected, data stored in the event log will not be erased. Select Yes, Next Reset, data
in the event log will be erased upon next system reboot. Select Yes, Every Reset, data in
the event log will be erased upon every system reboot. The options are No, Yes, Next reset,
and Yes, Every reset.

When Log is Full

Select Erase Immediately for all messages to be automatically erased from the event log
when the event log memory is full. The options are Do Nothing and Erase Immediately.

100