Supermicro X11SPM-F, X11SPM-TPF, X11SPM-TF User Manual

Page 1
X11SPM-F
X11SPM-TF
X11SPM-TPF
USER'S MANUAL
Revision 1.0a
Page 2
The information in this user’s manual has been carefully reviewed and is believed to be accurate. The manufacturer assumes no responsibility for any inaccuracies that may be contained in this document, and makes no commitment to update or to keep current the information in this manual, or to notify any person or organization of the updates.
Please Note: For the most up-to-date version of this manual, please see our website at www.supermicro.com.
Super Micro Computer, Inc. ("Supermicro") reserves the right to make changes to the product described in this manual at any time and without notice. This product, including software and documentation, is the property of Supermicro and/ or its licensors, and is supplied only under a license. Any use or reproduction of this product is not allowed, except as expressly permitted by the terms of said license.
IN NO EVENT WILL Super Micro Computer, Inc. BE LIABLE FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, SPECULATIVE OR CONSEQUENTIAL DAMAGES ARISING FROM THE USE OR INABILITY TO USE THIS PRODUCT OR DOCUMENTATION, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. IN PARTICULAR, SUPER MICRO COMPUTER, INC. SHALL NOT HAVE LIABILITY FOR ANY HARDWARE, SOFTWARE, OR DATA STORED OR USED WITH THE PRODUCT, INCLUDING THE COSTS OF REPAIRING, REPLACING, INTEGRATING, INSTALLING OR RECOVERING SUCH HARDWARE, SOFTWARE, OR DATA.
Any disputes arising between manufacturer and customer shall be governed by the laws of Santa Clara County in the State of California, USA. The State of California, County of Santa Clara shall be the exclusive venue for the resolution of any such disputes. Supermicro's total liability for all claims will not exceed the price paid for the hardware product.
FCC Statement: This equipment has been tested and found to comply with the limits for a Class A digital device pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the manufacturer’s instruction manual, may cause harmful interference with radio communications. Operation of this equipment in a residential area is likely to cause harmful interference, in which case you will be required to correct the interference at your own expense.
California Best Management Practices Regulations for Perchlorate Materials: This Perchlorate warning applies only to products containing CR (Manganese Dioxide) Lithium coin cells. “Perchlorate Material-special handling may apply. See www.dtsc.ca.gov/hazardouswaste/perchlorate”.
WARNING: Handling of lead solder materials used in this product may expose you to lead, a chemical known to the State of California to cause birth defects and other reproductive harm.
The products sold by Supermicro are not intended for and will not be used in life support systems, medical equipment, nuclear facilities or systems, aircraft, aircraft devices, aircraft/emergency communication devices or other critical
systems whose failure to perform be reasonably expected to result in signicant injury or loss of life or catastrophic
property damage. Accordingly, Supermicro disclaims any and all liability, and should buyer use or sell such products for use in such ultra-hazardous applications, it does so entirely at its own risk. Furthermore, buyer agrees to fully indemnify, defend and hold Supermicro harmless for and against any and all claims, demands, actions, litigation, and proceedings of any kind arising out of or related to such ultra-hazardous use or sale.
Manual Revision 1.0a
Release Date: October 18, 2017
Unless you request and receive written permission from Super Micro Computer, Inc., you may not copy any part of this
document. Information in this document is subject to change without notice. Other products and companies referred
to herein are trademarks or registered trademarks of their respective companies or mark holders.
Copyright © 2017 by Super Micro Computer, Inc. All rights reserved.
Printed in the United States of America
Page 3
Preface
Preface
About This Manual
This manual is written for system integrators, IT technicians and knowledgeable end users. It provides information for the installation and use of the X11SPM-F/-TF/-TPF motherboard.
About This Motherboard
The Supermicro X11SPM-F/-TF/-TPF supports an Intel® Xeon 81xx/61xx/51xx/41xx/31xx series (Socket P0-LGA 3647) processor. Built with the Intel PCH C621 (X11SPM-F) and C622 (X11SPM-TF/-TPF) chipset, this motherboard offers such features as SATA 3.0 ports, dual 1G Base-T / 10G Base-T / 10G SFP+ ports, SuperDOM connectors, a Trusted Platform Module (TPM) header, and support for 6-channel, 6-DIMM DDR4 ECC RDIMM/LRDIMM memory with speeds of up to 2666MHz. This motherboard provides great performance and is ideal for embedded, cloud, data center, storage, and high perfomance computing. Please note that this motherboard is intended to be installed and serviced by professional technicians only. For processor/memory updates, please refer to our website at http://www.supermicro. com/products/.
Conventions Used in the Manual
Special attention should be given to the following symbols for proper installation and to prevent
damage done to the components or injury to yourself:
Warning! Indicates important information given to prevent equipment/property damage
or personal injury.
Warning! Indicates high voltage may be encountered while performing a procedure.
Important: Important information given to ensure proper system installation or to
relay safety precautions.
Note: Additional Information given to differentiate various models or provides infor­mation for proper system setup.
3
Page 4
Super X11SPM-F/-TF/-TPF User's Manual
Contacting Supermicro
Headquarters
Address: Super Micro Computer, Inc.
980 Rock Ave.
San Jose, CA 95131 U.S.A.
Tel: +1 (408) 503-8000
Fax: +1 (408) 503-8008
Email: marketing@supermicro.com (General Information)
support@supermicro.com (Technical Support)
Website: www.supermicro.com
Europe
Address: Super Micro Computer B.V.
Het Sterrenbeeld 28, 5215 ML
's-Hertogenbosch, The Netherlands
Tel: +31 (0) 73-6400390
Fax: +31 (0) 73-6416525
Email: sales@supermicro.nl (General Information)
support@supermicro.nl (Technical Support)
rma@supermicro.nl (Customer Support)
Website: www.supermicro.nl
Asia-Pacic
Address: Super Micro Computer, Inc.
3F, No. 150, Jian 1st Rd.
Zhonghe Dist., New Taipei City 235
Taiwan (R.O.C)
Tel: +886-(2) 8226-3990
Fax: +886-(2) 8226-3992
Email: support@supermicro.com.tw
Website: www.supermicro.com.tw
4
Page 5
Preface
Table of Contents
Chapter 1 Introduction
1.1 Checklist ...............................................................................................................................8
Quick Reference ...............................................................................................................13
Quick Reference Table ......................................................................................................14
Motherboard Features .......................................................................................................16
1.2 Processor and Chipset Overview .......................................................................................20
1.3 Special Features ................................................................................................................20
Recovery from AC Power Loss .........................................................................................20
1.4 System Health Monitoring ..................................................................................................21
Onboard Voltage Monitors ................................................................................................21
Fan Status Monitor with Firmware Control .......................................................................21
Environmental Temperature Control .................................................................................21
System Resource Alert......................................................................................................21
1.5 ACPI Features ....................................................................................................................21
1.6 Power Supply .....................................................................................................................22
1.7 Serial Port ...........................................................................................................................22
Chapter 2 Installation
2.1 Static-Sensitive Devices .....................................................................................................23
Precautions .......................................................................................................................23
Unpacking .........................................................................................................................23
2.2 Processor and Heatsink Installation ...................................................................................24
The Intel® Xeon 81xx/61xx/51xx/41xx/31xx Series Processor ........................................24
Overview of the Processor Socket Assembly ...................................................................25
Overview of the Processor Heatsink Module ....................................................................26
Attaching the Non-F Model Processor to the Processor Clip to Create the Processor
Carrier Assembly ...............................................................................................................27
Attaching the Non-F Model Processor Carrier Assembly to the Heatsink to Form the
Processor Heatsink Module ..............................................................................................28
Preparing the CPU Socket for Installation ........................................................................29
Removing the Dust Cover from the CPU Socket .............................................................29
Installing the Processor Heatsink Module .........................................................................30
Removing the Processor Heatsink Module from the Motherboard ...................................31
5
Page 6
Super X11SPM-F/-TF/-TPF User's Manual
2.3 Motherboard Installation .....................................................................................................32
Tools Needed ....................................................................................................................32
Location of Mounting Holes ..............................................................................................32
Installing the Motherboard.................................................................................................33
2.4 Memory Support and Installation .......................................................................................34
Memory Support ................................................................................................................34
DIMM Module Population Sequence ................................................................................35
DIMM Installation ..............................................................................................................36
DIMM Removal .................................................................................................................36
2.5 Rear I/O Ports ....................................................................................................................37
2.6 Front Control Panel ............................................................................................................42
2.7 Connectors .........................................................................................................................47
Power Connections ...........................................................................................................47
Headers .............................................................................................................................49
2.8 Jumper Settings .................................................................................................................58
How Jumpers Work ...........................................................................................................58
2.9 LED Indicators ....................................................................................................................62
Chapter 3 Troubleshooting
3.1 Troubleshooting Procedures ..............................................................................................64
Before Power On ..............................................................................................................64
No Power ..........................................................................................................................64
No Video ...........................................................................................................................65
System Boot Failure .......................................................................................................65
Memory Errors ..................................................................................................................65
Losing the System's Setup Conguration .........................................................................66
When the System Becomes Unstable ..............................................................................66
3.2 Technical Support Procedures ...........................................................................................68
3.3 Frequently Asked Questions ..............................................................................................69
3.4 Battery Removal and Installation .......................................................................................70
Battery Removal ................................................................................................................70
Proper Battery Disposal ....................................................................................................70
Battery Installation .............................................................................................................70
3.5 Returning Merchandise for Service ....................................................................................71
6
Page 7
Preface
Chapter 4 BIOS
4.1 Introduction .........................................................................................................................72
4.2 Main Setup .........................................................................................................................73
4.3 Advanced Setup Congurations .........................................................................................75
4.4 Event Logs .......................................................................................................................102
4.5 IPMI ..................................................................................................................................104
4.6 Security .............................................................................................................................107
4.7 Boot ................................................................................................................................. 111
4.8 Save & Exit .......................................................................................................................114
Appendix A BIOS Codes
Appendix B Software Installation
B.1 Installing Software Programs ...........................................................................................11 8
B.2 SuperDoctor® 5 .................................................................................................................119
Appendix C Standardized Warning Statements
Battery Handling ..............................................................................................................120
Product Disposal .............................................................................................................122
Appendix D UEFI BIOS Recovery
7
Page 8
Super X11SPM-F/-TF/-TPF User's Manual
Chapter 1
Introduction
Congratulations on purchasing your computer motherboard from an industry leader. Supermicro motherboards are designed to provide you with the highest standards in quality and performance.
In additon to the motherboard, several important parts that are included in the retail box are listed below. If anything listed is damaged or missing, please contact your retailer.
1.1 Checklist
Main Parts List
Description Part Number Quantity
Supermicro Motherboard X11SPM-F/-TF/-TPF 1
I/O Shield MCP-260-00109-0N 1
SATA Cables CBL-0044L 4
Quick Reference Guide MNL-1939-QRG 1
Important Links
For your system to work properly, please follow the links below to download all necessary drivers/utilities and the user’s manual for your server.
Supermicro product manuals: http://www.supermicro.com/support/manuals/
Product drivers and utilities: ftp://ftp.supermicro.com
Product safety info: http://www.supermicro.com/about/policies/safety_information.cfm
If you have any questions, please contact our support team at: support@supermicro.com
This manual may be periodically updated without notice. Please check the Supermicro website for possible updates to the manual revision level.
8
Page 9
Figure 1-1. X11SPM-F Motherboard Image
Chapter 1: Introduction
Note: All graphics shown in this manual were based upon the latest PCB revision available at the time of publication of the manual. The motherboard you received may or may not look exactly the same as the graphics shown in this manual.
9
Page 10
Super X11SPM-F/-TF/-TPF User's Manual
Figure 1-2. X11SPM-TF Motherboard Image
10
Page 11
Figure 1-3. X11SPM-TPF Motherboard Image
Chapter 1: Introduction
11
Page 12
Super X11SPM-F/-TF/-TPF User's Manual
JIPMB1
JNVI2C1
JWD1
JPG1
JD1
JPME1
USB2/3
USB4/5
FANB
BMC_HB_LED1
CPU1 SLOT4 PCI-E 3.0 X16
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
S-SGPIO1
Figure 1-4. X11SPM-F/-TF/-TPF Motherboard Layout
(not drawn to scale)
PCB EDGE
Inphi
(-TPF)
PRESS FIT
LEDT3
LEDT1
LAN1/2
(-F/-TPF)
JRK1
CPU
USB6/7
(3.0)
LEDT2
LEDT4
ASpeed
AST2500
SRW4
CPU1 SLOT6 PCI-E 3.0 X16
SRW3
JMD1
JBT1
Intel
UID_LED1
JUIDB1
CPU1 SLOT7 PCI-E 3.0 X8
JTPM1
BT1
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
VGA
Intel
X557
(-TF)
LAN1/2
(-TF)
FAN6
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
+
CS4227
PCH
S-SATA0
USB8/9(3.0)
S-SATA3
JL1
JPME2
1
JPUSB1
1
FANA
JSD2
FAN4
FAN3
IPMI_LAN
USB0/1
Marvell
88E1512
(-F)
J18
FAN2
FAN1
MAC CODE
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
DIMMA1
BAR CODE
COM1
DIMMB1
COM2
JSTBY1
FAN5
DIMMC1
JPH1
LEDPWR
JPW1
JPI2C1
JF1
JPV1
Notes:
The image above combines X11SPM-F, X11SPM-TF, and X11SPM-TPF models. See
pages 9-11 for a more accurate representation of each motherboard.
X11SPM-F Only: Marvell 88E1512 for 1G BASE-T Ports
X11SPM-TF Only: Intel X557 for 10G BASE-T Ports
X11SPM-TPF Only: Inphi CS4227 for 10G SFP+ Ports
Components not documented are for internal testing only.
12
Page 13
Quick Reference
BMC_HB_LED1
SLOT6
JIPMB1
SRW4
JNVI2C1
SLOT7 SLOT4
SRW3
JWD1
JPG1
JBT1
JMD1
JD1
JPME1
USB2/3
JSD1
USB4/5
S-SATA1
I-SATA0~3
I-SATA4~7
USB10 (3.0)
S-SGPIO1
FANB
JIPMB1
JNVI2C1
JWD1
JPG1
JD1
JPME1
USB2/3
USB4/5
USB10(3.0)
FANB
BMC_HB_LED1
I-SATA0-3
I-SATA4-7
S-SATA2
ASpeed
AST2500
SRW4
SRW3
JMD1
Intel PCH
JPME2
JL1
1
CPU1 SLOT6 PCI-E 3.0 X16
JBT1
JPUSB1
1
FANA
CPU1 SLOT4 PCI-E 3.0 X16
S-SGPIO1
S-SATA3
UID LED1
JUIDB1
UID_LED1
CPU1 SLOT7 PCI-E 3.0 X8
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
USB8/9(3.0)
JUIDB1
JTPM1
JSD2
FAN6
VGA
VGA
Intel
X557
(-TF)
BT1
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
+
FAN4
LAN1/2 (-TF)
JTPM1
LAN1/2
(-TF)
FAN6
Inphi
CS4227
(-TPF)
FAN3
LAN1/2 (-F/-TPF)
USB6/7 (3.0)
IPMI_LAN
USB0/1
PCB EDGE
PRESS FIT
USB6/7
(3.0)
IPMI_LAN
LEDT3
LEDT1
LAN1/2
(-F/-TPF)
JRK1
CPU
LEDT2
LEDT4
USB0/1
Marvell
88E1512
J18
FAN2
Chapter 1: Introduction
COM1
COM1
COM2
JSTBY1
DIMMB1
FAN5
DIMMC1
JPW1
JPI2C1
JPH1
JF1
JPV1
LEDPWR
(-F)
DIMMA1
MAC CODE
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN1
BAR CODE
COM2
JSTBY1 JRK1 JPI2C1
FAN5 J18 BT1
JPH1
JF1
DIMMA1
DIMMB1 DIMMC1
JPV1
LEDPWR
DIMMF1 DIMME1 DIMMD1
JPW1
S-SATA2
S-SATA3
JL1
JPME2
JPUSB1
Notes:
See Chapter 2 for detailed information on jumpers, I/O ports, and JF1 front panel connec-
tions. Jumpers/LED indicators not indicated are used for testing only.
" " indicates the location of Pin 1.
Use only the correct type of onboard CMOS battery as specied by the manufacturer. Do
not install the onboard battery upside down to avoid possible explosion.
FANA
I-SATA0
USB8/9 (3.0)
JSD2
FAN4
13
FAN3
FAN2
FAN1
Page 14
Super X11SPM-F/-TF/-TPF User's Manual
Quick Reference Table
Jumper Description Default Setting
JBT1 CMOS Clear Open (Normal)
JPG1 VGA Enable/Disable Pins 1-2 (Enabled)
JPME1 ME Recovery Pins 1-2 (Normal)
JPME2 ME Manufacturing Mode Pins 1-2 (Normal)
JPUSB1 Power Source Select For USB Port 0/1/6/7 Pins 1-2 (Standby)
JWD1 Watchdog Timer Pins 1-2 (Reset)
LED Description Status
BMC_HB_LED1 BMC Heartbeat LED Blinking Green: Device Working
LEDPWR Onboard Power LED Solid Green: Power On
UID_LED1 UID LED Solid Blue: Unit Identied
Connector Description
BT1 Onboard Battery
COM1, COM2 COM Port, COM Header
FAN1 ~ FAN6, FANA, FANB CPU/System Fan Headers
IPMI_LAN Dedicated IPMI LAN Port
I-SATA0~7, S-SATA0~3 Intel PCH SATA 3.0 Ports (with RAID 0, 1, 5, 10)
J18 External RTC Battery Header
JD1 4-pin Speaker Header
JF1 Front Control Panel Header
JIPMB1 4-pin BMC External I2C Header (for an IPMI card)
JL1 Chassis Intrusion Header
JMD1 M.2 PCI-E 3.0 x4 Slot (Supports M-Key 2280 and 2242)
JNVI2C1 NVMe I2C Header
JPH1 4-pin Power Connector for HDD
JPI2C1 Power System Management Bus (SMB) I2C Header
JPV1 8-pin 12V CPU Power Connector
JPW1 24-pin ATX Power Connector
JRK1 Intel RAID Key Header
JSD1, JSD2 SATA DOM Power Connectors
JSTBY1 Standby Power Header
JTPM1 Trusted Platform Module/Port 80 Connector
JUIDB1 Unit Identier (UID) Switch
1G BASE-T Ports (for X11SPM-F)
LAN1, LAN2
10G BASE-T Ports (for X11SPM-TF)
10G SFP+ Ports (for X11SPM-TPF)
Note: Table is continued on the next page.
14
Page 15
Connector Description
SLOT4 CPU PCI-E 3.0 x16 Slot
SLOT6 CPU PCI-E 3.0 x16 Slot
SLOT7 CPU PCI-E 3.0 x8 Slot
SRW3, SRW4 M.2 Mounting Holes
S-SGPIO1 Serial Link General Purpose I/O Header
USB0/1 Back Panel Universal Serial Bus (USB) 2.0 Ports
USB2/3, USB4/5 Front Accessible USB 2.0 Headers
USB6/7 Back Panel USB 3.0 Ports
USB8/9 Front Accessible USB 3.0 Header
USB10 USB 3.0 Type-A Header
VGA VGA Port
Chapter 1: Introduction
15
Page 16
Super X11SPM-F/-TF/-TPF User's Manual
Motherboard Features
Motherboard Features
CPU
Supports an Intel® Xeon 81xx/61xx/51xx/41xx/31xx series (Socket P0-LGA3647) processor with up to 28 cores and a
thermal design power (TDP) of 165W
Note: The X11SPM-F/-TF/-TPF motherboard does not support FPGA or Fabric processors.
Memory
Up to 192GB of RDIMM, 384GB of LRDIMM, or 768GB of 3DS LRDIMM DDR4 (288-pin) ECC memory with speeds of
up to 2666MHz in six memory slots
Note: Memory speed support depends on the processors used in the system.
DIMM Size
Up to 128GB at 1.2V
Note: For the latest CPU/memory updates, please refer to our website at http://www.supermicro.com/products/
motherboard.
Chipset
Intel PCH C621 (X11SPM-F)
Intel PCH C622 (X11SPM-TF/-TPF)
Expansion Slots
One (1) PCI-Express 3.0 x8 Slot (CPU SLOT7)
Two (2) PCI-Express 3.0 x16 Slots (CPU SLOT4, CPU SLOT6)
Network
X11SPM-F: Marvell 88E1512 for 1G BASE-T Ports
X11SPM-TF: Intel X557 for 10G BASE-T Ports
X11SPM-TPF: Inphi CS4227 for 10G SFP+ Ports
One (1) Dedicated IPMI LAN located on the rear I/O panel
Baseboard Management Controller (BMC)
ASpeed AST2500 BMC
Graphics
Graphics controller via ASpeed2500 BMC
Note: The table above is continued on the next page.
16
Page 17
Motherboard Features
I/O Devices
Serial (COM) Port
SATA 3.0 (6Gb/s)
Video (VGA) Port One (1) VGA connection on the rear I/O panel
Peripheral Devices
Two (2) USB 2.0 ports on the rear I/O panel (USB0/1)
Two (2) USB 3.0 ports on the rear I/O panel (USB6/7)
Two (2) front accessible USB 2.0 headers with two (2) USB connections (USB2/3, USB4/5)
One (1) front accessible USB 3.0 header with two (2) USB connections (USB8/9)
One (1) USB 3.0 Type-A header (USB10)
One (1) serial port on the rear I/O panel (COM1)
One (1) front accessible serial port header (COM2)
Twelve (12) SATA 3.0 ports:
Eight (8) SATA 3.0 ports via AHCI controller with RAID 0, 1, 5, 10 (I-SATA0~7)
Four (4) SATA 3.0 ports via sSATA controller with RAID 0, 1, 5, 10 (S-SATA0~3)
RAID array and volume(s) cannot span across the two (AHCI and sSATA)
controllers
Chapter 1: Introduction
BIOS
256Mb SPI AMI BIOS
®
SPI Flash UEFI BIOS
ACPI 6.0, SMBIOS 3.0 or later, BIOS rescue hot-key, Plug-and-Play (PnP), SPI dual/quad speed support, riser card auto
detection support, real time clock (RTC) wakeup
Power Management
ACPI Power Mangement
Power button override mechanism
Power-on mode for AC power recovery
Wake-on-LAN
Power supply monitoring
System Health Monitoring
Onboard voltage monitoring for +3.3V, +5V, +12V +3.3V standby, +5V standby, VBAT, memory, PCH temperature, system
temperature, memory temperature
5+1 CPU switch phase voltage regulator
CPU thermal trip support
Platform Environment Control Interface (PECI)
Fan Control
Fan status monitoring via IPMI connections
Single cooling zone
Low-noise fan speed control
Eight (8) 4-pin fan headers
Note: The table above is continued on the next page.
17
Page 18
Super X11SPM-F/-TF/-TPF User's Manual
Motherboard Features
System Management
Trusted Platform Module (TPM) support
SuperDoctor® 5
Chassis intrusion header and detection
Server Platform Service
LED Indicators
CPU/system overheat LED
Power/suspend-state indicator LED
Fan failed LED
UID/remote UID
HDD activity LED
LAN activity LED
Dimensions
9.6" (W) x 9.6" (L) (243.84 mm x 243.84 mm)
Note 1: The CPU maximum thermal design power (TDP) is subject to chassis and
heatsink cooling restrictions. For proper thermal management, please check the chas-
sis and heatsink specications for proper CPU TDP sizing.
Note 2: For IPMI conguration instructions, please refer to the Embedded IPMI Con­guration User's Guide available at http://www.supermicro.com/support/manuals/.
Note 3: It is strongly recommended that you change BMC log-in information upon initial system power-on. The manufacture default username is ADMIN and the password is
ADMIN. For proper BMC conguration, please refer to https://www.supermicro.com/
products/nfo/les/IPMI/Best_Practices_BMC_Security.pdf.
18
Page 19
DIMME1
DIMMF1
DIMMD1
Figure 1-5.
System Block Diagram
VCCP0 12v
VR13
5+1 PHASE
165W
CPU#1
DIMMA1
DIMMB1
Chapter 1: Introduction
DIMMC1
RJ45
DDR4
BMC Boot Flash
VGA CONN
JPCIE4
JPCIE6
JPCIE7
LAN3
RTL8211F
SPI
Temp Sensor
NCT7718W
DDR4
2133/2666
PCI-E X16
PCI-E X16
PCI-E X8
RMII/NCSI
RGRMII
NCSI master
BMC
AST2500
COM1 Connector COM2 Header
SPI
PCI-E X1
USB 2.0
ESPI
SW
BIOS
DMI3
3B3A2a1
DMI3
UPLINK PCI-E X8
PCH
NCSI
X11SPM-F C621
-TF/TPF C622
SATA 3
PCIe Gen3
USB 2.0 x 6
USB 3.0 x 5
P0/1
X722
SPI
TPM HEADER
Debug Card
P2/3
DDR4
2133/2666
#1
#0
SW
M.2 PCIex4
SATA-DOM
USB
#3
#2
I-SATA
Intel X557 AT2
Inphi CS4227
Marvell 88E1512
#JS1
#JS2
i-Pass
10GBASE-T x2
SFP+ x2
1GBASE-T x2
Note: This is a general block diagram and may not exactly represent the features on
your motherboard. See the previous pages for the actual specications of your moth­erboard.
19
Page 20
Super X11SPM-F/-TF/-TPF User's Manual
1.2 Processor and Chipset Overview
Built upon the functionality and capability of the Intel® Xeon 81xx/61xx/51xx/41xx/31xx series (Socket P0-LGA3647) processor and the Intel PCH C621 (X11SPM-F) / C622 (X11SPM-TF/­TPF) chipset, the X11SPM-F/-TF/-TPF motherboard offers maximum I/O expandability, energy
efciency, and data reliability in a 14-nm process architecture, and is optimized for embedded
storage solutions, networking applications, or cloud-computing platforms.
The Intel PCH C621/C622 chipset supports the following features:
ACPI Power Management Logic Support Rev. 6.0
Intel Turbo Boost Technology 2.0 Power Monitoring/Power Control, Turbo Time Parameter
(TAU), and Platform Power Control
Congurable TDP (cTDP) and Lower-Power Mode
Adaptive Thermal Management/Monitoring
PCI-E 3.0, SATA 3.0 w/transfer rates of up to 6 Gb/s, xHCI USB with SuperSpeed 3.0
System Management Bus (SMBus) Specication, Version 2.0
Integrated Sensor Hub (ISH)
The BMC supports remote management, virtualization, and the security package for en-
terprise platforms
Intel Trusted Execution Technology (Intel TXT)
Intel Rapid Storage Technology
Intel Virtualization Technology for Directed I/O (Intel VT-d)
1.3 Special Features
Recovery from AC Power Loss
The Basic I/O System (BIOS) provides a setting that determines how the system will respond when AC power is lost and then restored to the system. You can choose for the system to remain powered off (in which case you must press the power switch to turn it back on), or for it to automatically return to the power-on state. See the Advanced BIOS Setup section for this setting. The default setting is Last State.
20
Page 21
Chapter 1: Introduction
1.4 System Health Monitoring
Onboard Voltage Monitors
An onboard voltage monitor will scan the voltages of onboard chipset, memory, CPU, and battery continuously. Once a voltage becomes unstable, a warning is given, or an error
message is sent to the screen. The user can adjust the voltage thresholds to dene the
sensitivity of the voltage monitor.
Fan Status Monitor with Firmware Control
The system health monitor embedded in the BMC chip can check the RPM status of the cooling fans. The CPU and chassis fans are controlled via lPMI.
Environmental Temperature Control
System Health sensors monitor temperatures and voltage settings of onboard processors and the system in real time via the IPMI interface. Whenever the temperature of the CPU or
the system exceeds a user-dened threshold, system/CPU cooling fans will be turned on to
prevent the CPU or the system from overheating.
Note: To avoid possible system overheating, please be sure to provide adequate air-
ow to your system.
System Resource Alert
This feature is available when used with SuperDoctor 5® in the Windows OS or in the Linux environment. SuperDoctor is used to notify the user of certain system events. For example,
you can congure SuperDoctor to provide you with warnings when the system temperature, CPU temperatures, voltages and fan speeds go beyond a predened range.
1.5 ACPI Features
ACPI stands for Advanced Conguration and Power Interface. The ACPI specication denes a exible and abstract hardware interface that provides a standard way to integrate power
management features throughout a computer system, including its hardware, operating system and application software. This enables the system to automatically turn on and off peripherals such as CD-ROMs, network cards, hard disk drives and printers.
In addition to enabling operating system-directed power management, ACPI also provides a generic system event mechanism for Plug and Play, and an operating system-independent
interface for conguration control. ACPI leverages the Plug and Play BIOS data structures,
while providing a processor architecture-independent implementation that is compatible with Windows 8, Windows 10, and Windows 2012 Operating Systems.
21
Page 22
Super X11SPM-F/-TF/-TPF User's Manual
1.6 Power Supply
As with all computer products, a stable power source is necessary for proper and reliable operation. It is even more important for processors that have high CPU clock rates.
The X11SPM-F/-TF/-TPF motherboard accommodates a 24-pin ATX power supply. Although
most power supplies generally meet the specications required by the CPU, some are
inadequate. In addition, one 12V 8-pin power connection is also required to ensure adequate power supply to the system.
Warning: To avoid damaging the power supply or the motherboard, be sure to use a power supply that contains a 24-pin and an 8-pin power connector. Be sure to con­nect the power supplies to the 24-pin power connector (JPW1), and the 8-pin power connector (JPV1) on the motherboard. Failure in doing so may void the manufacturer warranty on your power supply and motherboard.
It is strongly recommended that you use a high quality power supply that meets ATX power
supply Specication 2.02 or above. It must also be SSI compliant. (For more information,
please refer to the website at http://www.ssiforum.org/). Additionally, in areas where noisy
power transmission is present, you may choose to install a line lter to shield the computer
from noise. It is recommended that you also install a power surge protector to help avoid problems caused by power surges.
1.7 Serial Port
The X11SPM-F/-TF/-TPF motherboard supports two serial communication connections. COM Ports 1 and 2 can be used for input/output. The UART provides legacy speeds with a baud rate of up to 115.2 Kbps as well as an advanced speed with baud rates of 250 K, 500 K, or 1 Mb/s, which support high-speed serial communication devices.
22
Page 23
Chapter 2: Installation
Chapter 2
Installation
2.1 Static-Sensitive Devices
Electrostatic Discharge (ESD) can damage electronic com ponents. To prevent damage to your motherboard, it is important to handle it very carefully. The following measures are generally
sufcient to protect your equipment from ESD.
Precautions
Use a grounded wrist strap designed to prevent static discharge.
Touch a grounded metal object before removing the board from the antistatic bag.
Handle the board by its edges only; do not touch its components, peripheral chips, memory
modules or gold contacts.
When handling chips or modules, avoid touching their pins.
Put the motherboard and peripherals back into their antistatic bags when not in use.
For grounding purposes, make sure that your chassis provides excellent conductivity be-
tween the power supply, the case, the mounting fasteners and the motherboard.
Use only the correct type of CMOS onboard battery as specied by the manufacturer. Do
not install the CMOS battery upside down, which may result in a possible explosion.
Unpacking
The motherboard is shipped in antistatic packaging to avoid static damage. When unpacking the motherboard, make sure that the person handling it is static protected.
23
Page 24
Super X11SPM-F/-TF/-TPF User's Manual
2.2 Processor and Heatsink Installation
Warning: When handling the processor package, avoid placing direct pressure on the label
area of the CPU or CPU socket. Also, improper CPU installation or socket misalignment can cause serious damage to the CPU or motherboard which may result in RMA repairs. Please read and follow all instructions thoroughly before installing your CPU and heatsink.
Notes:
Always connect the power cord last, and always remove it before adding, removing, or
changing any hardware components. Please note that the processor and heatsink should
be assembled together rst to form the Processor Heatsink Module (PHM), and then install
the entire PHM into the CPU socket.
When you receive a motherboard without a processor pre-installed, make sure that the
plastic CPU socket cap is in place and that none of the socket pins are bent; otherwise, contact your retailer immediately.
Refer to the Supermicro website for updates on CPU support.
Please follow the instructions given in the ESD Warning section on the rst page of this
chapter before handling, installing, or removing system components.
The Intel® Xeon 81xx/61xx/51xx/41xx/31xx Series Processor
Intel Processor (Non-Fabric model)
Note: All graphics, drawings, and pictures shown in this manual are for illustration only.
The components that came with your machine may or may not look exactly the same as those shown in this manual.
24
Page 25
Chapter 2: Installation
Overview of the Processor Socket Assembly
The processor socket assembly contains 1) the Intel Non-F processor, 2) the processor clip,
3) the dust cover, and 4) the CPU socket.
1. Non-F Processor
2. Processor Clip (the plastic processor package carrier used for the CPU)
3. Dust Cover
4. CPU Socket
Note: Be sure to cover the CPU socket with the dust cover when the CPU is not in-
stalled.
25
Page 26
Super X11SPM-F/-TF/-TPF User's Manual
Overview of the Processor Heatsink Module
The Processor Heatsink Module (PHM) contains 1) a heatsink, 2) a processor clip, and 3) the Non-F processor.
1. Heatsink
2. Processor Clip
3. Non-F Processor
Processor Heatsink Module
(Bottom View for a Non-F model)
26
Page 27
Chapter 2: Installation
A
Attaching the Non-F Model Processor to the Processor Clip to Create the Processor Carrier Assembly
To properly install the CPU into the processor clip, please follow the steps below:
1. Locate pin 1 (notch A), which is the triangle located on the top of the processor clip. Also locate notch B and notch C on the processor clip.
2. Locate pin 1 (notch A), which is the triangle on the substrate of the CPU. Also, locate notch B and notch C on the CPU as shown below.
3. Align pin 1 (the triangle on the substrate) of the CPU with pin 1 (the triangle) of the processor clip. Once they are aligned, carefully insert the CPU into the processor clip by
sliding notch B of the CPU into notch B of the processor clip, and sliding notch C of the CPU into notch C of the processor clip.
4. Examine all corners of the CPU to ensure that it is properly seated on the processor clip. Once the CPU is securely attached to the processor clip, the processor carrier assembly is created.
Note: Please exercise extreme caution when handling the CPU. Do not touch the CPU LGA-lands to avoid damaging the LGA-lands or the CPU. Be sure to wear ESD gloves when handling components.
CPU (Upside Down) w/CPU LGA Lands up
Align Notch B of the CPU and Notch B of the Processor Clip
Align CPU Pin 1
C
Align Notch C of the CPU and Notch C of the Processor Clip
B
Allow Notch C to latch on to CPU
A
Pin 1
C
C
B
CPU/Heatsink Package (Upside Down)
A
Allow Notch B to latch on to CPU
B
Processor Carrier Assembly (with CPU
mounted on the Processor Clip)
27
Page 28
Super X11SPM-F/-TF/-TPF User's Manual
Attaching the Non-F Model Processor Carrier Assembly to the Heatsink to Form the Processor Heatsink Module
After you have made a processor carrier assembly by following the instructions on the previous page, please follow the steps below to mount the processor carrier assembly onto the heatsink to create the Processor Heatsink Module (PHM):
1. Locate "1" on the heatsink label and the triangular corner next to it on the heatsink.
With your index nger pressing against the screw at this triangular corner, carefully hold
and turn the heatsink upside down with the thermal-grease side facing up. Remove the
protective thermal lm if present, and apply the proper amount of the thermal grease
as needed. (Skip this step if you have a new heatsink because the necessary thermal grease is pre-applied in the factory.)
2. Holding the processor carrier assembly at the center edge, turn it upside down. With the thermal-grease side facing up, locate the hollow triangle located at the corner of the processor carrier assembly ("a" in the graphic). Note a larger hole and plastic mounting clicks located next to the hollow triangle. Also locate another set of mounting clicks and
a larger hole at the diagonal corner of the same (reverse) side of the processor carrier assembly ("b" in the graphic).
3. With the back of the heatsink and the reverse side of the processor carrier assembly facing up, align the triangular corner on the heatsink ("A" in the graphic) against the mounting clips next to the hollow triangle ("a") on the processor carrier assembly.
4. Also align the triangular corner ("B") at the diagonal side of the heatsink with the corresponding clips on the processor carrier assembly ("b").
5. Once the mounting clips on the processor carrier assembly are properly aligned with the corresponding holes on the back of the heatsink, securely attach the heatsink to the processor carrier assembly by snapping the mounting clips at the proper places on the heatsink to create the PHM.
Triangle on the CPU
Triangle on the Processor Clip
On Locations (A, B), the notches snap onto the heatsink’s sides
Non-Fabric CPU and Processor Clip
(Upside Down)
b
d
B
a
D
Heatsink
(Upside Down)
A
On Locations of (C, D), the notches
snap onto the heat sink’s
B
D
A
Make sure Mounting
Notches snap into place
c
C
mounting holes
C
28
Page 29
Chapter 2: Installation
Preparing the CPU Socket for Installation
This motherboard comes with the CPU socket pre-assembled in the factory. The CPU socket contains 1) a dust cover, 2) a socket bracket, 3) the CPU (P0) socket, and 4) a back plate. These components are pre-installed on the motherboard before shipping.
CPU Socket with Dust Cover On
Removing the Dust Cover from the CPU Socket
Remove the dust cover from the CPU socket, exposing the CPU socket and socket pins as shown on the illustration below.
Note: Do not touch the socket pins to avoid damaging them, causing the CPU to malfunction.
Dusk Cover
Remove the dust cover from
the CPU socket. Do not
touch the socket pins!
Socket Pins
CPU Socket
29
Page 30
Super X11SPM-F/-TF/-TPF User's Manual
Installing the Processor Heatsink Module
Once you have assembled the processor heatsink module (PHM) by following the instructions listed on page 28, you are ready to install the PHM into the CPU socket on the motherboard. To install the PHM into the CPU socket, follow the instructions below:
1. Locate the triangle (pin 1) on the CPU socket, and locate the triangle (pin 1) at the
corner of the PHM that is closest to "1." (If you have difculty locating pin 1 of the PHM,
turn the PHM upside down. With the LGA-lands side facing up, you will note the hollow triangle located next to a screw at the corner. Turn the PHM right side up, and you will see a triangle marked on the processor clip at the same corner of hollow triangle.)
2. Carefully align pin 1 (the triangle) on the the PHM against pin 1 (the triangle) on the CPU socket.
3. Once they are properly aligned, insert the two diagonal oval holes on the heatsink into the guiding posts.
4. Using a T30 Torx-bit screwdriver, install four screws into the mounting holes on the socket to securely attach the PHM onto the motherboard starting with the screw marked "1" (in the sequence of 1, 2, 3, and 4).
Note: Do not use excessive force when tightening the screws to avoid damaging the LGA-lands and the processor.
Oval C
Use a torque
Oval D
Large Guiding Post
T30 Torx Driver
of 12 lbf
#4
#1
#2
Small Guiding Post
Printed Triangle
Mounting the Processor Heatsink Module
into the CPU socket (on the motherboard)
#3
Tighten the screws in the
sequence of 1, 2, 3, 4 (top 3 quarter view)
30
Page 31
Chapter 2: Installation
Removing the Processor Heatsink Module from the Motherboard
Before removing the processor heatsink module (PHM), unplug power cord from the power outlet:
1. Using a T30 Torx-bit screwdriver, turn the screws on the PHM counterclockwise to loosen them from the socket, starting with the screw marked #4 (in the sequence of 4, 3, 2, 1).
2. After all four screws are removed, wiggle the PHM gently and pull it up to remove it from the socket.
Note: To properly remove the processor heatsink module, be sure to loosen and re­move the screws on the PHM in the sequence of 4, 3, 2, 1 as shown below.
#1
Removing the screws in
the sequence of 4, 3, 2, 1
#4
#2
#3
Printed Triangle on Motherboard
CPU Socket
After removing the screws,
lift the Processor Heatsink Module off the CPU socket.
31
Page 32
Super X11SPM-F/-TF/-TPF User's Manual
2.3 Motherboard Installation
All motherboards have standard mounting holes to t different types of chassis. Make sure
that the locations of all the mounting holes for both the motherboard and the chassis match. Although a chassis may have both plastic and metal mounting fasteners, metal ones are highly recommended because they ground the motherboard to the chassis. Make sure that the metal standoffs click in or are screwed in tightly.
Tools Needed
Phillips
Screwdriver
(1)
JIPMB1
BMC_HB_LED1
JNVI2C1
CPU1 SLOT4 PCI-E 3.0 X16
JWD1
JPG1
JD1
JPME1
USB2/3
USB4/5
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
S-SGPIO1
FANB
SRW4
SRW3
JMD1
S-SATA3
JPME2
JL1
ASpeed
AST2500
CPU1 SLOT6 PCI-E 3.0 X16
JBT1
Intel
PCH
JPUSB1
1
1
FANA
UID_LED1
CPU1 SLOT7 PCI-E 3.0 X8
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
USB8/9(3.0)
Phillips Screws
(8)
JUIDB1
VGA
Intel
X557
JSD2
JTPM1
(-TF)
BT1
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
+
FAN4
LAN1/2
(-TF)
FAN6
FAN3
Inphi
CS4227
(-TPF)
LEDT3
LEDT1
(-F/-TPF)
JRK1
CPU
PCB EDGE
PRESS FIT
LAN1/2
Standoffs (8) Only if Needed
COM1
DIMMA1
BAR CODE
DIMMB1
COM2
JSTBY1
FAN5
DIMMC1
JPW1
JPI2C1
JPH1
JF1
JPV1
LEDPWR
USB6/7
(3.0)
IPMI_LAN
LEDT2
LEDT4
USB0/1
Marvell
88E1512
(-F)
J18
FAN2
MAC CODE
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN1
Location of Mounting Holes
Note: 1) To avoid damaging the motherboard and its components, please do not use
force greater than 8 lb/inch on each mounting screw during motherboard installation.
2) Some components are very close to the mounting holes. Please take precaution­ary measures to avoid damaging these components when installing the motherboard to the chassis.
32
Page 33
Chapter 2: Installation
Installing the Motherboard
1. Install the I/O shield into the back of the chassis.
2. Locate the mounting holes on the motherboard. See the previous page for the location.
3. Locate the matching mounting holes on the chassis. Align the mounting holes on the motherboard against the mounting holes on the chassis.
4. Install standoffs in the chassis as needed.
5. Install the motherboard into the chassis carefully to avoid damaging other motherboard components.
6. Using the Phillips screwdriver, insert a Phillips head #6 screw into all mounting holes on the motherboard and the matching mounting holes on the chassis.
7. Make sure that the motherboard is securely placed in the chassis.
Note: Images displayed are for illustration only. Your chassis or components might look different from those shown in this manual.
33
Page 34
Super X11SPM-F/-TF/-TPF User's Manual
2.4 Memory Support and Installation
Note: Check the Supermicro website for recommended memory modules.
Important: Exercise extreme care when installing or removing DIMM modules to pre-
vent any possible damage.
Memory Support
The X11SPM-F/-TF/-TPF supports up to 192GB of RDIMM, 384GB of LRDIMM, and 768GB of 3DS LRDIMM DDR4 (288-pin) ECC memory with speeds of up to 2666MHz in six memory slots. Refer to the table below for additional memory information.
Speed (MT/s); Voltage (V);
Slot Per Channel (SPC)
and DIMM Per Channel (DPC)
1 Slot Per
Channel
2 Slots Per Channel
Type
Ranks
Per DIMM
and Data
Width
DIMM Capacity
(GB)
RDIMM
RDIMM
RDIMM
RDIMM
RDIMM
3DS
LRDIMM
LRDIMM
3DS
SRx4
SRx8
DRx8
DRx4
QRx4
8Rx4
QRx4
QRx4
8Rx4
DRAM Density
4Gb
8GB
4GB
8GB
16GB
N/A
N/A
32GB 64GB
N/A
N/A
8Gb 1.2V 1.2V 1.2V
16GB
8GB
16GB
32GB
2H-64GB
4H-128GB
2H-64GB
4H-128GB
1DPC
2666 2666
1DPC
2DPC
2666
34
Page 35
Chapter 2: Installation
DIMM Module Population Sequence
When installing memory modules, the DIMM slots must be populated in the following order: DIMM A1, DIMMD1, DIMMB1, DIMME1, DIMMC1, DIMMF1.
Always use DDR4 memory of the same type, size and speed.
Mixed DIMM speeds can be installed. However, all DIMMs will run at the speed of the
slowest DIMM.
The motherboard will support odd-numbered modules (1 or 3 modules installed). However,
to achieve the best memory performance, a balanced memory population is recommended.
PCB EDGE
Inphi
CS4227
(-TPF)
LEDT3
LEDT1
LAN1/2
(-F/-TPF)
JRK1
CPU
PRESS FIT
USB6/7
(3.0)
IPMI_LAN
LEDT2
LEDT4
USB0/1
Marvell
88E1512
(-F)
J18
FAN2
COM1
COM2
JSTBY1
JPI2C1
FAN5
DIMMC1
DIMMB1
DIMMA1
MAC CODE
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN1
JPH1
JF1
JPV1
LEDPWR
JPW1
BAR CODE
JIPMB1
JWD1
JPG1
JD1
JPME1
BMC_HB_LED1
JNVI2C1
USB2/3
USB4/5
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
FANB
ASpeed
AST2500
SRW4
SRW3
JMD1
Intel PCH
JPME2
JL1
1
CPU1 SLOT6 PCI-E 3.0 X16
JBT1
JPUSB1
1
FANA
CPU1 SLOT4 PCI-E 3.0 X16
S-SGPIO1
S-SATA3
UID_LED1
CPU1 SLOT7 PCI-E 3.0 X8
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
USB8/9(3.0)
JUIDB1
JTPM1
JSD2
VGA
Intel X557 (-TF)
BT1
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
+
FAN4
LAN1/2
(-TF)
FAN6
FAN3
DIMMF1
DIMME1
DIMMD1
DIMMA1
DIMMB1
DIMMC1
35
Page 36
Super X11SPM-F/-TF/-TPF User's Manual
DIMM Installation
1. Insert the desired number of DIMMs into the memory slots in the following
order: DIMMA1, DIMMD1, DIMMB1, DIMM E1, DIMMC1, DIMMF1. For the best
performance, please use the memory modules of the same type and speed.
2. Push the release tabs outwards on both ends of the DIMM slot to unlock it.
3. Align the key of the DIMM module with the receptive point on the memory slot.
4. Align the notches on both ends of the module against the receptive points on the ends of the slot.
JIPMB1
JNVI2C1
JWD1
JPG1
JD1
JPME1
USB2/3
USB4/5
USB10(3.0)
FANB
BMC_HB_LED1
CPU1 SLOT4 PCI-E 3.0 X16
I-SATA0-3
I-SATA4-7
S-SATA2
S-SGPIO1
S-SATA3
JL1
SRW4
SRW3
JMD1
Intel PCH
JPUSB1
JPME2
1
1
ASpeed
AST2500
CPU1 SLOT6 PCI-E 3.0 X16
JBT1
USB8/9(3.0)
FANA
UID_LED1
JUIDB1
CPU1 SLOT7 PCI-E 3.0 X8
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
JSD2
PCB EDGE
PRESS FIT
VGA
Intel X557 (-TF)
LEDT3
LEDT2
LAN1/2
(-TF)
LEDT1
FAN6
Inphi
LEDT4
CS4227 (-TPF)
BT1
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
+
FAN4
FAN3
LAN1/2
(-F/-TPF)
JRK1
CPU
JTPM1
COM1
COM2
USB6/7
(3.0)
IPMI_LAN
USB0/1
Marvell
JSTBY1
88E1512
JPI2C1
(-F)
FAN5
J18
DIMMC1
DIMMB1
DIMMA1
JPH1
JF1
MAC CODE
JPV1
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
LEDPWR
JPW1
FAN2
FAN1
BAR CODE
5. Press the notches on both ends of the module straight down into the slot until the module snaps into place.
6. Press the release tabs to the lock positions to secure the DIMM module into the slot.
DIMM Removal
Press both release tabs on the ends of the DIMM module to unlock it. Once the DIMM module is loosened, remove it from the memory slot.
Notches
Release Tabs
Press both notches
straight down into
the memory slot.
36
Page 37
Chapter 2: Installation
2.5 Rear I/O Ports
See Figure 2-1 for the locations and Figure 2-2 for the descriptions of the various I/O ports on the rear of the motherboard.
Figure 2-1. I/O Port Locations
PCB EDGE
Inphi
CS4227
(-TPF)
PRESS FIT
LEDT3
LEDT1
LAN1/2
(-F/-TPF)
JRK1
CPU
COM1
DIMMA1
DIMMB1
COM2
JSTBY1
FAN5
DIMMC1
JPH1
JPI2C1
USB6/7
(3.0)
IPMI_LAN
LEDT2
LEDT4
USB0/1
Marvell
88E1512
(-F)
J18
JF1
MAC CODE
JPV1
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
LEDPWR
JPW1
FAN2
FAN1
BAR CODE
JIPMB1
JNVI2C1
JWD1
JPG1
JD1
JPME1
USB2/3
USB4/5
FANB
BMC_HB_LED1
CPU1 SLOT4 PCI-E 3.0 X16
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
S-SGPIO1
UID_LED1
JUIDB1
VGA
ASpeed
AST2500
SRW4
CPU1 SLOT6 PCI-E 3.0 X16
CPU1 SLOT7 PCI-E 3.0 X8
Intel X557 (-TF)
LAN1/2
(-TF)
FAN6
JTPM1
BT1
X11SPM-F/-TF/-TPF
SRW3
REV: 1.01 DESIGNED IN USA
+
DIMMF1
DIMME1
DIMMD1
JMD1
JBT1
JSD1
Intel
S-SATA1
PCH
S-SATA0
USB8/9(3.0)
S-SATA3
JPUSB1
JPME2
JL1
1
1
FANA
JSD2
FAN4
FAN3
37
Page 38
Super X11SPM-F/-TF/-TPF User's Manual
Figure 2-2. I/O Port Locations and Denitions
X11SPM-F
2
1
X11SPM-TPF
X11SPM-TF
3
4
5
6
7
10
11
8
9
# Description # Description # Description
1 COM Port 1 5 USB7 (3.0) 9** LAN1/2 (-TF only)
2 Dedicated IPMI LAN 6 USB6 (3.0) 10 VGA Port
3 USB1 7** LAN1/2 (-F only) 11 UID Switch
4 USB0 8** LAN1/2 (-TPF only)
38
Page 39
Chapter 2: Installation
Serial Ports
There is one COM port (COM1) on the I/O back panel and one COM header (COM2) on the
motherboard. Refer to the table below for pin denitions.
COM Port
Pin Denitions
Pin# Denition Pin# Denition
1 DCD 6 DSR
2 RXD 7 RTS
3 TXD 8 CTS
4 DTR 9 RI
5 Ground 10 N/A
VGA Port
The onboard VGA port is located next to LAN Port 1 and 2 on the I/O back panel. Use this connection for VGA display.
JIPMB1
JNVI2C1
JWD1
JPG1
JD1
JPME1
USB2/3
USB4/5
FANB
BMC_HB_LED1
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
ASpeed
AST2500
SRW4
CPU1 SLOT6 PCI-E 3.0 X16
CPU1 SLOT4 PCI-E 3.0 X16
SRW3
JMD1
JBT1
Intel
PCH
S-SGPIO1
S-SATA3
JPUSB1
JPME2
JL1
1
1
FANA
UID_LED1
CPU1 SLOT7 PCI-E 3.0 X8
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
USB8/9(3.0)
JUIDB1
JSD2
JTPM1
3
VGA
Intel X557 (-TF)
BT1
+
FAN4
LAN1/2
(-TF)
FAN6
Inphi
CS4227
(-TPF)
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
FAN3
LEDT3
LEDT1
(-F/-TPF)
JRK1
PRESS FIT
LAN1/2
CPU
1
PCB EDGE
USB6/7
(3.0)
LEDT2
LEDT4
IPMI_LAN
USB0/1
Marvell
88E1512
(-F)
J18
FAN2
COM1
COM2
2
1. COM1
2. COM2
JSTBY1
JPI2C1
FAN5
DIMMC1
DIMMB1
DIMMA1
JPH1
JF1
MAC CODE
JPV1
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN1
LEDPWR
JPW1
BAR CODE
3. VGA Port
39
Page 40
Super X11SPM-F/-TF/-TPF User's Manual
Universal Serial Bus (USB) Ports
There are two USB 2.0 ports (USB0/1) and two USB 3.0 ports (USB6/7) on the I/O back panel. The motherboard also has two front access USB 2.0 headers (USB2/3, USB4/5) and one front access USB 3.0 header (USB8/9). The USB10 header is USB Type-A. The onboard headers can be used to provide front side USB access with a cable (not included).
Back Panel USB 0/1 (2.0)
Pin Denitions
Pin# Denition Pin# Denition
1 +5V 5 +5V
2 USB_N 6 USB_N
3 USB_P 7 USB_P
4 Ground 8 Ground
Back Panel USB 6/7 (3.0)
Pin Denitions
Pin# Denition Pin# Denition
A1 VBUS B1 Power
A2 D- B2 USB_N
A3 D+ B3 USB_P
A4 GND B4 GND
A5 Stda_SSRX- B5 USB3_RN
A6 Stda_SSRX+ B6 USB3_RP
A7 GND B7 GND
A8 Stda_SSTX- B8 USB3_TN
A9 Stda_SSTX+ B9 USB3_TP
ASpeed
AST2500
CPU1 SLOT6 PCI-E 3.0 X16
JBT1
USB8/9(3.0)
JPUSB1
5
1
FANA
UID_LED1
JUIDB1
CPU1 SLOT7 PCI-E 3.0 X8
JTPM1
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
JSD2
BT1
JIPMB1
BMC_HB_LED1
JNVI2C1
SRW4
CPU1 SLOT4 PCI-E 3.0 X16
JWD1
JPG1
JD1
JPME1
USB2/3
2
USB4/5
3
6
FANB
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
S-SGPIO1
S-SATA3
JL1
SRW3
JMD1
JPME2
Intel
PCH
1
VGA
Intel X557 (-TF)
LAN1/2
(-TF)
FAN6
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
+
FAN4
FAN3
Inphi
CS4227
(-TPF)
LEDT3
LEDT1
(-F/-TPF)
JRK1
PRESS FIT
LAN1/2
CPU
Front Panel USB 2/3, 4/5 (2.0)
Pin Denitions
Pin# Denition Pin# Denition
1 +5V 2 +5V
3 USB_N 4 USB_N
5 USB_P 6 USB_P
7 Ground 8 Ground
9 Key 10 NC
Front Panel USB 8/9 (3.0)
Pin Denitions
Pin# Denition Pin# Denition
1
VBUS 19 Power
2
Stda_SSRX- 18 USB3_RN
3
Stda_SSRX+ 17 USB3_RP
4
GND 16 GND
5
Stda_SSTX- 15 USB3_TN
6
Stda_SSTX+ 14 USB3_TP
7
GND 13 GND
8
D- 12 USB_N
9
D+ 11 USB_P
1
4
PCB EDGE
USB6/7
(3.0)
LEDT2
LEDT4
IPMI_LAN
USB0/1
Marvell
88E1512
(-F)
J18
DIMMA1
COM1
DIMMB1
10 x
COM2
Pin# Denition Pin# Denition
1 VBUS 5 SSRX-
2 USB_N 6 SSRX+
3 USB_P 7 GND
DIMMC1
JSTBY1
FAN5
JPH1
JPI2C1
Type A USB 10 (3.0)
Pin Denitions
4 Ground 8 SSTX-
JF1
MAC CODE
JPV1
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN2
FAN1
LEDPWR
JPW1
BAR CODE
1. USB0/1
2. USB2/3
3. USB4/5
4. USB6/7
5. USB8/9
6. USB10
9 SSTX+
40
Page 41
Chapter 2: Installation
LAN Ports
Two LAN ports (LAN1, LAN2) are located on the I/O back panel. There is also a dedicated IPMI LAN port above the USB0/1 ports on the I/O back panel. These ports accept RJ45 type cables. Please refer to the LED Indicator section for LAN LED information.
JIPMB1
JNVI2C1
JWD1
JPG1
JD1
JPME1
USB2/3
USB4/5
FANB
BMC_HB_LED1
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
ASpeed
AST2500
SRW4
CPU1 SLOT6 PCI-E 3.0 X16
CPU1 SLOT4 PCI-E 3.0 X16
SRW3
JMD1
JBT1
Intel
PCH
S-SGPIO1
S-SATA3
JPUSB1
JPME2
JL1
1
1
FANA
UID_LED1
CPU1 SLOT7 PCI-E 3.0 X8
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
USB8/9(3.0)
JUIDB1
JSD2
JTPM1
VGA
Intel X557 (-TF)
BT1
+
FAN4
1
LAN1/2
(-TF)
FAN6
CS4227
(-TPF)
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
FAN3
2
PCB EDGE
PRESS FIT
LEDT3
LEDT1
Inphi
LAN1/2
(-F/-TPF)
JRK1
CPU
3
COM1
USB0/1
(-F)
COM2
JSTBY1
JPI2C1
FAN5
DIMMC1
DIMMB1
DIMMA1
JPH1
JF1
MAC CODE
JPV1
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
LEDPWR
JPW1
FAN1
BAR CODE
USB6/7
(3.0)
IPMI_LAN
LEDT2
Marvell
88E1512
LEDT4
J18
FAN2
1. LAN1/2 (-F/-TPF only)
2. LAN1/2 (-TF only)
3. IPMI LAN
41
Page 42
Super X11SPM-F/-TF/-TPF User's Manual
2.6 Front Control Panel
JF1 contains header pins for various buttons and indicators that are normally located on a
control panel at the front of the chassis. These connectors are designed specically for use with Supermicro chassis. See the gure below for the descriptions of the front control panel
buttons and LED indicators.
PCB EDGE
Inphi
CS4227
(-TPF)
LEDT3
LEDT1
LAN1/2
(-F/-TPF)
JRK1
CPU
PRESS FIT
USB6/7
(3.0)
IPMI_LAN
LEDT2
Marvell
88E1512
LEDT4
J18
FAN2
USB0/1
(-F)
COM1
COM2
JSTBY1
JPI2C1
FAN5
DIMMC1
DIMMB1
DIMMA1
JPH1
JF1
MAC CODE
JPV1
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN1
LEDPWR
JPW1
BAR CODE
JIPMB1
JNVI2C1
JWD1
JPG1
JD1
JPME1
USB2/3
USB4/5
USB10(3.0)
FANB
BMC_HB_LED1
CPU1 SLOT4 PCI-E 3.0 X16
I-SATA0-3
I-SATA4-7
S-SATA2
S-SGPIO1
S-SATA3
JL1
SRW4
SRW3
JMD1
JPME2
Intel PCH
JPUSB1
1
1
ASpeed
AST2500
JBT1
UID_LED1
CPU1 SLOT6 PCI-E 3.0 X16
CPU1 SLOT7 PCI-E 3.0 X8
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
USB8/9(3.0)
FANA
JUIDB1
JSD2
JTPM1
VGA
Intel X557 (-TF)
BT1
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
+
FAN4
LAN1/2
(-TF)
FAN6
FAN3
Figure 2-3. JF1 Header Pins
1 2
PWR
Reset
Power Button
Reset Button
Ground
Ground
3.3V
UID LED
3.3V Stby
3.3V Stby
UID Switch
3.3V
X
NMI
19
20
42
Power Fail LED
OH/Fan Fail LED
NIC2 Active LED
NIC1 Active LED
HDD LED
PWR LED
X
Ground
Page 43
Chapter 2: Installation
Power Button
The Power Button connection is located on pins 1 and 2 of JF1. Momentarily contacting both
pins will power on/off the system. This button can also be congured to function as a suspend
button (with a setting in the BIOS - see Chapter 4). To turn off the power in the suspend
mode, press the button for at least 4 seconds. Refer to the table below for pin denitions.
Power Button
Pin Denitions (JF1)
Pins Denition
1 Signal
2 Ground
Reset Button
The Reset Button connection is located on pins 3 and 4 of JF1. Attach it to a hardware reset
switch on the computer case to reset the system. Refer to the table below for pin denitions.
Reset Button
Pin Denitions (JF1)
Pins Denition
3 Reset
4 Ground
Power Fail LED
The Power Fail LED connection is located on pins 5 and 6 of JF1. Refer to the table below
for pin denitions.
PWR Fail LED
Pin Denitions (JF1)
Pins Denition
5 3.3V
6 Power Fail
1 2
PWR
Reset
Power Button
Reset Button
3.3V
UID LED
3.3V Stby
3.3V Stby
UID Switch
3.3V
Ground
Ground
Power Fail LED
OH/Fan Fail LED
NIC2 Active LED
NIC1 Active LED
HDD LED
PWR LED
X
X
3
1
2
1. PWR Button
2. Reset Button
3. Power Fail LED
NMI
19
20
Ground
43
Page 44
Super X11SPM-F/-TF/-TPF User's Manual
UID LED
The UID LED is on pins 7 and 8 of JF1. Connect a cable here to show the UID activity. Refer
to the table below for pin denitions.
UID LED
Pin Denitions (JF1)
Pins Denition
7 UID LED Cathode
8 UID LED Anode
Overheat (OH)/Fan Fail
Connect an LED cable to pins 7 and 8 of the Front Control Panel to use the Overheat/Fan Fail LED connections. The LED on pin 8 provides warnings of overheat or fan failure. Refer
to the tables below for pin denitions.
PWR
Reset
OH/Fan Fail Indicator
Status
State Denition
Off Normal
On Overheat
Flashing Fan Fail
1 2
Power Button
Reset Button
3.3V
UID LED
1
3.3V Stby
3.3V Stby
Ground
Ground
Power Fail LED
OH/Fan Fail LED
NIC2 Active LED
NIC1 Active LED
OH/Fan Fail LED
Pin Denitions (JF1)
Pin# Denition
7 OH/Fan Fail LED Anode
8 OH/Fan Fail LED Cathode
1. UID LED
2. OH/FAN Fail LED
2
UID Switch
3.3V
X
NMI
19
20
HDD LED
PWR LED
X
Ground
44
Page 45
Chapter 2: Installation
NIC1/NIC2 (LAN1/LAN2)
The NIC (Network Interface Controller) LED connection for LAN port 1 is located on pins 11 and 12 of JF1, and the LED connection for LAN Port 2 is on pins 9 and 10. NIC1 LED and NIC2 LED are 2-pin NIC LED headers. Attach NIC LED cables to NIC1 and NIC2 LED
indicators to display network activities. Refer to the table below for pin denitions.
LAN1/LAN2 LED
Pin Denitions (JF1)
Pin# Denition
9 NIC 2 Activity LED
11 NIC 1 Activity LED
HDD LED
The HDD LED connection is located on pins 13 and 14 of JF1. Attach a cable here to indicate the status of HDD-related activities, including IDE and SATA activities. See the table below
for pin denitions.
PWR
Reset
Power Button
Reset Button
3.3V
UID LED
3.3V Stby
3.3V Stby
UID Switch
3.3V
HDD LED
Pin Denitions (JF1)
Pins Denition
13 3.3V Stby
14 HDD LED
1 2
Ground
Ground
Power Fail LED
OH/Fan Fail LED
NIC2 Active LED
NIC1 Active LED
HDD LED
PWR LED
X
X
1
2
3
1. NIC2 LED
2. NIC1 LED
3. HDD LED
NMI
19
20
Ground
45
Page 46
Super X11SPM-F/-TF/-TPF User's Manual
Power LED
The Power LED connection is located on pins 15 and 16 of JF1. Refer to the table below
for pin denitions.
Power LED
Pin Denitions (JF1)
Pins Denition
15 3.3V
16 Ground
NMI Button
The non-maskable interrupt button header is located on pins 19 and 20 of JF1. Refer to the
table below for pin denitions.
NMI Button
Pin Denitions (JF1)
Pins Denition
19 Control
20 Ground
1 2
PWR
Power Button
Reset
Reset Button
3.3V
UID LED
3.3V Stby
3.3V Stby
UID Switch
3.3V
X
NMI
2
19
20
Ground
Ground
Power Fail LED
OH/Fan Fail LED
NIC2 Active LED
NIC1 Active LED
HDD LED
PWR LED
X
Ground
1. PWR LED
2. NMI
1
46
Page 47
Chapter 2: Installation
2.7 Connectors
Power Connections
Main ATX Power Supply Connector
The primary power supply connector (JPW1) meets the ATX SSI EPS 24-pin specication.
You must also connect the 8-pin (JPV1) processor power connector to your power supply.
ATX Power 24-pin Connector
Pin Denitions
Pin# Denition Pin# Denition
13 +3.3V 1 +3.3V
14 -12V 2 +3.3V
15 Ground 3 Ground
16 PS_ON 4 +5V
17 Ground 5 Ground
18 Ground 6 +5V
19 Ground 7 Ground
20 Res (NC) 8 PWR_OK
21 +5V 9 5VSB
22 +5V 10 +12V
23 +5V 11 +12V
24 Ground 12 +3.3V
Required Connection
JIPMB1
JNVI2C1
JWD1
JPG1
JD1
JPME1
USB2/3
USB4/5
FANB
BMC_HB_LED1
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
ASpeed
AST2500
SRW4
CPU1 SLOT6 PCI-E 3.0 X16
CPU1 SLOT4 PCI-E 3.0 X16
SRW3
JMD1
JBT1
Intel
PCH
S-SGPIO1
S-SATA3
JPUSB1
JPME2
JL1
1
1
FANA
UID_LED1
CPU1 SLOT7 PCI-E 3.0 X8
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
USB8/9(3.0)
JUIDB1
JSD2
JTPM1
VGA
Intel
X557
(-TF)
BT1
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
+
FAN4
LAN1/2
(-TF)
FAN6
PCB EDGE
PRESS FIT
USB6/7
(3.0)
LEDT3
LEDT2
LEDT1
Inphi
LEDT4
CS4227
(-TPF)
LAN1/2
(-F/-TPF)
JRK1
CPU
FAN3
IPMI_LAN
USB0/1
Marvell
88E1512
J18
FAN2
COM1
COM2
JSTBY1
DIMMA1
BAR CODE
DIMMB1
DIMMC1
FAN5
JPH1
LEDPWR
JPW1
JPI2C1
JF1
JPV1
1
(-F)
MAC CODE
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN1
1. 24-Pin ATX Main PWR
47
Page 48
Super X11SPM-F/-TF/-TPF User's Manual
8-Pin CPU Power Connector
JPV1 is an 8-pin 12V DC power input for the CPU that must be connected to the power
supply. Refer to the table below for pin denitions..
8-pin CPU Power
Pin Denitions
Pin# Denition
1 - 4 Ground
5 - 8 +12V
Required Connection
4-Pin HDD Power Connector
The 4-pin Hard Disk Drive (HDD) power connector located at JPH1 provides power to onboard
HDD devices. Refer to the table below for pin denitions.
JIPMB1
JNVI2C1
JWD1
JPG1
JD1
JPME1
USB2/3
USB4/5
FANB
BMC_HB_LED1
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
ASpeed
AST2500
SRW4
CPU1 SLOT6 PCI-E 3.0 X16
CPU1 SLOT4 PCI-E 3.0 X16
SRW3
JMD1
JBT1
Intel
PCH
S-SGPIO1
S-SATA3
JPUSB1
JPME2
JL1
1
1
FANA
UID_LED1
CPU1 SLOT7 PCI-E 3.0 X8
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
USB8/9(3.0)
JUIDB1
JSD2
JTPM1
VGA
Intel X557 (-TF)
BT1
+
FAN4
LAN1/2
(-TF)
FAN6
Inphi
CS4227
(-TPF)
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
FAN3
LEDT3
LEDT1
(-F/-TPF)
JRK1
PRESS FIT
LAN1/2
CPU
PCB EDGE
USB6/7
LEDT2
LEDT4
4-pin HDD Power
Pin Denitions
Pin# Denition
1 12V
2-3 Ground
4 5V
COM1
(3.0)
IPMI_LAN
USB0/1
Marvell
88E1512
(-F)
J18
FAN2
DIMMC1
DIMMB1
DIMMA1
MAC CODE
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN1
BAR CODE
COM2
JSTBY1
FAN5
JPH1
LEDPWR
JPW1
1. 8-Pin PWR
2. 4-Pin PWR for HDD
JPI2C1
2
JF1
JPV1
1
48
Page 49
Chapter 2: Installation
Headers
Fan Headers
There are eight 4-pin fan headers (FAN1 ~ FAN6, FANA, FANB) on the motherboard. All these 4-pin fan headers are backwards compatible with the traditional 3-pin fans. However, fan speed control is available for 4-pin fans only by Thermal Management via the IPMI 2.0
interface. Refer to the table below for pin denitions.
Fan Header
Pin Denitions
Pin# Denition
1 Ground (Black)
2 +12V (Red)
3 Tachometer
4 PWM Control
Speaker Header
Pins 1-4 of JD1 designate the external speaker header. Connect this header for external audio.
Speaker Connector
Pin Denitions
Pin# Denition
1 P5V
2 NC
3 NC
4 R_SPKPIN
NC = No Connection
PCB EDGE
PRESS FIT
USB6/7
(3.0)
LEDT3
LEDT2
LEDT1
Inphi
LEDT4
CS4227
(-TPF)
LAN1/2
(-F/-TPF)
JRK1
CPU
34
2
IPMI_LAN
USB0/1
Marvell
88E1512
(-F)
J18
FAN2
COM1
COM2
1. FAN1
2. FAN2
JSTBY1
JPI2C1
FAN5
5
DIMMC1
DIMMB1
DIMMA1
JPH1
JF1
MAC CODE
JPV1
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN1
LEDPWR
JPW1
BAR CODE
1
3. FAN3
4. FAN4
5. FAN5
6. FAN6
7. FANA
8. FANB
9. Speaker Header
ASpeed
AST2500
CPU1 SLOT6 PCI-E 3.0 X16
JBT1
USB8/9(3.0)
JPUSB1
1
FANA
7
UID_LED1
JUIDB1
CPU1 SLOT7 PCI-E 3.0 X8
6
JTPM1
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
JSD2
VGA
Intel X557 (-TF)
BT1
+
FAN4
LAN1/2
(-TF)
FAN6
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
FAN3
JIPMB1
BMC_HB_LED1
JNVI2C1
SRW4
CPU1 SLOT4 PCI-E 3.0 X16
JWD1
JPG1
JD1
9
JPME1
USB2/3
USB4/5
FANB
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
S-SGPIO1
S-SATA3
JL1
SRW3
JMD1
JPME2
Intel
PCH
1
8
49
Page 50
Super X11SPM-F/-TF/-TPF User's Manual
SGPIO Headers
There is one Serial Link General Purpose Input/Output (S-SGPIO1) header located on the motherboard. SGPIO headers are used to communicate with the enclosure management chip
on the back panel. Refer to the table below for pin denitions.
SGPIO Header
Pin Denitions
Pin# Denition Pin# Denition
1 NC 2 NC
3 Ground 4 DATA Out
5 Load 6 Ground
7 Clock 8 NC
Disk-On-Module Power Connector
The Disk-On-Module (DOM) power connectors at JSD1 and JSD2 provide 5V power to a solid-state DOM storage device connected to one of the SATA ports. See the table below for
pin denitions.
JIPMB1
JNVI2C1
JWD1
JPG1
JD1
JPME1
USB2/3
USB4/5
1
FANB
BMC_HB_LED1
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
ASpeed
AST2500
SRW4
CPU1 SLOT6 PCI-E 3.0 X16
CPU1 SLOT4 PCI-E 3.0 X16
SRW3
JMD1
JBT1
Intel
PCH
S-SGPIO1
S-SATA3
JPUSB1
JPME2
JL1
1
1
FANA
UID_LED1
CPU1 SLOT7 PCI-E 3.0 X8
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
USB8/9(3.0)
DOM Power
Pin Denitions
Pin# Denition
1 5V
2 Ground
3 Ground
PCB EDGE
Inphi
CS4227
(-TPF)
LEDT3
LEDT1
(-F/-TPF)
JRK1
PRESS FIT
LAN1/2
CPU
COM1
USB6/7
(3.0)
IPMI_LAN
USB0/1
LEDT2
Marvell
88E1512
(-F)
LEDT4
J18
FAN2
COM2
JSTBY1
JPI2C1
FAN5
DIMMC1
DIMMB1
DIMMA1
JPH1
JF1
MAC CODE
JPV1
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN1
LEDPWR
JPW1
BAR CODE
1. S-SGPIO1
2. JSD1
3. JSD2
JUIDB1
VGA
Intel X557 (-TF)
LAN1/2
(-TF)
FAN6
JTPM1
BT1
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
+
2
FAN4
3
JSD2
FAN3
50
Page 51
Chapter 2: Installation
TPM/Port 80 Header
The JTPM1 header is used to connect a Trusted Platform Module (TPM), which is available from a third-party vendor. A TPM is a security device that supports encryption and authentication in hard drives. It enables the motherboard to deny access if the TPM associated with the hard
drive is not installed in the system. Refer to the table below for pin denitions.
TPM
Pin Denitions
Pin# Denition Pin# Denition
1 3.3V 6 GND
2 TPM_CS_N 7 TPM_MOSI
3 TPM_RST_N 8 KEY_PIN
4 TPM_MISO 9 3.3V Stby
5 TPM_CLK 10 TPM_IRQ_N
JIPMB1
JNVI2C1
JWD1
JPG1
JD1
JPME1
USB2/3
USB4/5
FANB
BMC_HB_LED1
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
ASpeed
AST2500
SRW4
CPU1 SLOT6 PCI-E 3.0 X16
CPU1 SLOT4 PCI-E 3.0 X16
SRW3
JMD1
JBT1
Intel
PCH
S-SGPIO1
S-SATA3
JPUSB1
JPME2
JL1
1
1
FANA
UID_LED1
CPU1 SLOT7 PCI-E 3.0 X8
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
USB8/9(3.0)
JUIDB1
1
JSD2
JTPM1
VGA
Intel X557 (-TF)
BT1
+
FAN4
LAN1/2
(-TF)
FAN6
Inphi
CS4227
(-TPF)
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
FAN3
LEDT3
LEDT1
(-F/-TPF)
JRK1
PRESS FIT
LAN1/2
CPU
PCB EDGE
USB6/7
(3.0)
LEDT2
LEDT4
IPMI_LAN
USB0/1
Marvell
88E1512
(-F)
J18
FAN2
COM1
COM2
JSTBY1
JPI2C1
FAN5
DIMMC1
DIMMB1
DIMMA1
JPH1
JF1
MAC CODE
JPV1
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN1
LEDPWR
JPW1
BAR CODE
1. TPM Header
51
Page 52
Super X11SPM-F/-TF/-TPF User's Manual
Standby Power
The Standby Power header is located at JSTBY1 on the motherboard. You must have a card with a Standby Power connector and a cable to use this feature. Refer to the table below
for pin denitions.
Standby Power
Pin Denitions
Pin# Denition
1 +5V Standby
2 Ground
3 NC
NVMe I2C Header
Connector JNVI2C1 is a management header for the Supermicro AOC NVMe PCI-E peripheral cards. Connect the I2C cable to this connector.
PCB EDGE
Inphi
CS4227
(-TPF)
LEDT3
LEDT1
(-F/-TPF)
JRK1
PRESS FIT
LAN1/2
CPU
COM1
USB6/7
(3.0)
IPMI_LAN
USB0/1
LEDT2
Marvell
88E1512
(-F)
LEDT4
J18
FAN2
COM2
JSTBY1
1
JPI2C1
FAN5
DIMMC1
DIMMB1
DIMMA1
JPH1
JF1
MAC CODE
JPV1
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN1
LEDPWR
JPW1
BAR CODE
1. Standby Power
2. NVMe I2C Header
ASpeed
AST2500
CPU1 SLOT6 PCI-E 3.0 X16
JBT1
USB8/9(3.0)
JPUSB1
1
FANA
UID_LED1
JUIDB1
CPU1 SLOT7 PCI-E 3.0 X8
JTPM1
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
JSD2
VGA
Intel X557 (-TF)
BT1
+
FAN4
LAN1/2
(-TF)
FAN6
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
FAN3
JIPMB1
BMC_HB_LED1
JNVI2C1
2
JWD1
JPG1
JD1
JPME1
USB2/3
USB4/5
FANB
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
SRW4
CPU1 SLOT4 PCI-E 3.0 X16
SRW3
JMD1
Intel
PCH
S-SGPIO1
S-SATA3
JPME2
JL1
1
52
Page 53
Chapter 2: Installation
Power SMB (I2C) Header
The Power System Management Bus (I2C) header at JPI2C1 monitors the power supply, fan,
and system temperatures. Refer to the table below for pin denitions.
Power SMB Header
Pin Denitions
Pin# Denition
1 Clock
2 Data
3 PMBUS_Alert
4 Ground
5 +3.3V
4-pin BMC External I2C Header
A System Management Bus header for IPMI 2.0 is located at JIPMB1. Connect a cable to this header to use the IPMB I2C connection on your system. Refer to the table below for pin
denitions.
External I2C Header
Pin Denitions
Pin# Denition
1 Data
2 Ground
3 Clock
4 NC
PCB EDGE
Inphi
CS4227
(-TPF)
LEDT3
LEDT1
(-F/-TPF)
JRK1
PRESS FIT
LAN1/2
CPU
COM1
USB6/7
(3.0)
IPMI_LAN
USB0/1
LEDT2
Marvell
88E1512
(-F)
LEDT4
J18
FAN2
COM2
JSTBY1
JPI2C1
1
FAN5
DIMMC1
DIMMB1
DIMMA1
JPH1
JF1
MAC CODE
JPV1
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN1
LEDPWR
JPW1
BAR CODE
1. Power SMB Header
2. BMC External Header
ASpeed
AST2500
CPU1 SLOT6 PCI-E 3.0 X16
JBT1
USB8/9(3.0)
JPUSB1
1
FANA
UID_LED1
JUIDB1
CPU1 SLOT7 PCI-E 3.0 X8
JTPM1
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
JSD2
VGA
Intel X557 (-TF)
BT1
+
FAN4
LAN1/2
(-TF)
FAN6
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
FAN3
JIPMB1
BMC_HB_LED1
2
JNVI2C1
SRW4
CPU1 SLOT4 PCI-E 3.0 X16
JWD1
JPG1
JD1
JPME1
USB2/3
USB4/5
FANB
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
S-SGPIO1
S-SATA3
JL1
SRW3
JMD1
JPME2
Intel
PCH
1
53
Page 54
Super X11SPM-F/-TF/-TPF User's Manual
Chassis Intrusion
A Chassis Intrusion header is located at JL1 on the motherboard. Attach the appropriate cable from the chassis to the header to inform you when the chassis is opened.
Chassis Intrusion
Pin Denitions
Pins Denition
1 Intrusion Input
2 Ground
Intel RAID Key Header
The JRK1 header allows the user to enable RAID functions. Refer to the table below for pin
denitions.
Intel RAID Key Header
Pin Denitions
Pin# Dention
1 GND
2 PU 3.3V Stdby
3
4
GND
PCH RAID KEY
JIPMB1
JNVI2C1
JWD1
JPG1
JD1
JPME1
USB2/3
USB4/5
FANB
BMC_HB_LED1
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
1
ASpeed
AST2500
SRW4
CPU1 SLOT6 PCI-E 3.0 X16
CPU1 SLOT4 PCI-E 3.0 X16
SRW3
JMD1
JBT1
Intel
PCH
S-SGPIO1
S-SATA3
JPUSB1
JPME2
JL1
1
1
FANA
UID_LED1
CPU1 SLOT7 PCI-E 3.0 X8
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
USB8/9(3.0)
JUIDB1
JSD2
JTPM1
VGA
Intel X557 (-TF)
BT1
+
FAN4
LAN1/2
(-TF)
FAN6
Inphi
CS4227
(-TPF)
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
FAN3
LEDT3
LEDT1
(-F/-TPF)
JRK1
PRESS FIT
LAN1/2
CPU
PCB EDGE
USB6/7
(3.0)
LEDT2
LEDT4
2
IPMI_LAN
USB0/1
Marvell
88E1512
(-F)
J18
FAN2
COM1
COM2
1. Chassis Intrusion
2. Intel RAID Key
JSTBY1
JPI2C1
FAN5
DIMMC1
DIMMB1
DIMMA1
JPH1
JF1
MAC CODE
JPV1
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN1
LEDPWR
JPW1
BAR CODE
54
Page 55
Chapter 2: Installation
SATA Ports
The X11SPM-F/-TF/-TPF has twelve SATA 3.0 ports supported by the Intel C621 and C622 chipset. The AHCI controller supports I-SATA0~7, while the sSATA controller supports S-SATA0~3. Both controllers support RAID 0, 1, 5, and 10. SATA ports provide serial-link signal connections, which are faster than the connections of Parallel ATA. Refer to the table
below for pin denitions.
Note: Supermicro SuperDOMs are yellow SATADOM connectors with power pins built in and do not require separate external power cables. These connectors are backwards compatible with non-Supermicro SATADOMS that require an external power supply.
SATA 3.0 Port
Pin Denitions
Pin# Signal
1 Ground
2 SATA_TXP
3 SATA_TXN
4 Ground
5 SATA_RXN
6 SATA_RXP
7 Ground
PCB EDGE
Inphi
CS4227
(-TPF)
LEDT3
LEDT1
(-F/-TPF)
JRK1
PRESS FIT
LAN1/2
CPU
COM1
USB6/7
(3.0)
IPMI_LAN
USB0/1
LEDT2
Marvell
88E1512
(-F)
LEDT4
J18
FAN2
COM2
JSTBY1
JPI2C1
FAN5
DIMMC1
DIMMB1
DIMMA1
JPH1
JF1
MAC CODE
JPV1
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN1
LEDPWR
JPW1
BAR CODE
1. S-SATA0
2. S-SATA1
3. S-SATA2
4. S-SATA3
5. I-SATA0~3 Ports
6. I-SATA4~7 Ports
ASpeed
AST2500
CPU1 SLOT6 PCI-E 3.0 X16
JBT1
USB8/9(3.0)
JPUSB1
1
FANA
UID_LED1
JUIDB1
CPU1 SLOT7 PCI-E 3.0 X8
JTPM1
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
2
S-SATA0
1
JSD2
VGA
Intel X557 (-TF)
BT1
+
FAN4
LAN1/2
(-TF)
FAN6
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
FAN3
JIPMB1
BMC_HB_LED1
JNVI2C1
SRW4
CPU1 SLOT4 PCI-E 3.0 X16
JWD1
JPG1
JD1
JPME1
USB2/3
USB4/5
5
6
FANB
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
3
S-SGPIO1
S-SATA3
JL1
4
SRW3
JMD1
JPME2
Intel
PCH
1
55
Page 56
Super X11SPM-F/-TF/-TPF User's Manual
Unit Identier Switch/UID LED Indicator
A Unit Identier (UID) switch and an LED Indicator are located on the motherboard. The UID
switch is located at JUIDB1, which is next to the VGA port on the back panel. The UID LED (UID_LE1) is located next to the UID switch. When you press the UID switch, the UID LED will be turned on. Press the UID switch again to turn off the LED indicator. The UID Indicator
provides easy identication of a system unit that may be in need of service.
Note: UID can also be triggered via IPMI on the motherboard. For more information on IPMI, please refer to the IPMI User's Guide posted on our website at http://www. supermicro.com.
JIPMB1
JNVI2C1
JWD1
JPG1
JD1
JPME1
USB2/3
USB4/5
FANB
BMC_HB_LED1
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
ASpeed
AST2500
SRW4
CPU1 SLOT6 PCI-E 3.0 X16
CPU1 SLOT4 PCI-E 3.0 X16
SRW3
JMD1
JBT1
Intel
PCH
S-SGPIO1
S-SATA3
JPUSB1
JPME2
JL1
1
1
FANA
UID Switch
Pin Denitions
Pin# Denition
1 Ground
2 Ground
3 Button In
4 Button In
1
2
UID_LED1
JUIDB1
VGA
Intel X557
(-TF)
CPU1 SLOT7 PCI-E 3.0 X8
JTPM1
BT1
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
USB8/9(3.0)
JSD2
LAN1/2
(-TF)
FAN6
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
+
FAN4
FAN3
CS4227
(-TPF)
UID LED
Pin Denitions
Color Status
Blue: On Unit Identied
PCB EDGE
PRESS FIT
USB6/7
(3.0)
LEDT3
LEDT2
LEDT1
Inphi
LEDT4
LAN1/2
(-F/-TPF)
JRK1
CPU
IPMI_LAN
USB0/1
Marvell
88E1512
J18
FAN2
COM1
COM2
1. UID Switch
2. UID LED
JSTBY1
DIMMA1
BAR CODE
DIMMB1
DIMMC1
JPI2C1
FAN5
JPH1
JF1
JPV1
LEDPWR
JPW1
(-F)
MAC CODE
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN1
56
Page 57
Chapter 2: Installation
External RTC Battery Header
The J18 header is used to enable the external RTC battery. Refer to the table below for pin
dentions.
External RTC Battery Header
Pin Denitions
Pin# Denition
1 VBAT
2 GND
M.2 Slot
M.2 is formerly known as Next Generation Form Factor (NGFF). The M.2 slot is designed for internal mounting devices. The X11SPM-F/-TF/-TPF motherboard deploys an M key dedicated for SSD devices with the ulitmate performance capability in a PCI-Express 3.0 x4 interface for native PCI-E SSD support.
JIPMB1
JNVI2C1
JWD1
JPG1
JD1
JPME1
USB2/3
USB4/5
FANB
BMC_HB_LED1
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
ASpeed
AST2500
SRW4
CPU1 SLOT6 PCI-E 3.0 X16
CPU1 SLOT4 PCI-E 3.0 X16
SRW3
2
JMD1
JBT1
Intel
PCH
S-SGPIO1
S-SATA3
JPUSB1
JPME2
JL1
1
1
FANA
UID_LED1
CPU1 SLOT7 PCI-E 3.0 X8
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
USB8/9(3.0)
JUIDB1
JSD2
JTPM1
VGA
Intel X557 (-TF)
BT1
+
FAN4
LAN1/2
(-TF)
FAN6
Inphi
CS4227
(-TPF)
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
FAN3
LEDT3
LEDT1
(-F/-TPF)
JRK1
PRESS FIT
LAN1/2
CPU
PCB EDGE
USB6/7
(3.0)
LEDT2
LEDT4
1
IPMI_LAN
USB0/1
Marvell
88E1512
(-F)
J18
FAN2
COM1
COM2
1. External RTC Battery Header
2. M-Key Supported M.2 Slot
JSTBY1
JPI2C1
FAN5
DIMMC1
DIMMB1
DIMMA1
JPH1
JF1
MAC CODE
JPV1
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN1
LEDPWR
JPW1
BAR CODE
57
Page 58
Super X11SPM-F/-TF/-TPF User's Manual
2.8 Jumper Settings
How Jumpers Work
To modify the operation of the motherboard, jumpers can be used to choose between optional
settings. Jumpers create shorts between two pins to change the function of the connector.
Pin 1 is identied with a square solder pad on the printed circuit board. See the diagram below for an example of jumping pins 1 and 2. Refer to the motherboard layout page for jumper locations.
Note: On two-pin jumpers, "Closed" means the jumper is on and "Open" means the jumper is off the pins.
Connector
Pins
Jumper
Setting
3 2 1
3 2 1
CMOS Clear
JBT1 is used to clear CMOS, which will also clear any passwords. Instead of pins, this jumper
consists of contact pads to prevent accidentally clearing the contents of CMOS.
To Clear CMOS
1. First power down the system and unplug the power cord(s).
2. Remove the cover of the chassis to access the motherboard.
3. Remove the onboard battery from the motherboard.
4. Short the CMOS pads with a metal object such as a small screwdriver for at least four seconds.
5. Remove the screwdriver (or shorting device).
6. Replace the cover, reconnect the power cord(s), and power on the system.
Note: Clearing CMOS will also clear all passwords.
Do not use the PW_ON connector to clear CMOS.
JBT1 contact pads
58
Page 59
Chapter 2: Installation
VGA Enable/Disable
JPG1 allows you to enable or disable the VGA port using the onboard graphics controller. The default setting is Enabled.
VGA Enable/Disable
Jumper Settings
Jumper Setting Denition
Pins 1-2 Enabled
Pins 2-3 Disabled
Watchdog
JWD1 controls the Watchdog function. Watchdog is a monitor that can reboot the system when a software application hangs. Jumping pins 1-2 will cause Watchdog to reset the system if an application hangs. Jumping pins 2-3 will generate a non-maskable interrupt signal for the application that hangs. Watchdog must also be enabled in BIOS. The default setting is Reset.
Note: When Watchdog is enabled, the user needs to write a separate application software to disable it.
Watchdog
Jumper Settings
Jumper Setting Denition
Pins 1-2 Reset
Pins 2-3 NMI
Open Disabled
PCB EDGE
CS4227
(-TPF)
PRESS FIT
USB6/7
(3.0)
LEDT3
LEDT2
LEDT1
Inphi
LEDT4
LAN1/2
(-F/-TPF)
JRK1
CPU
IPMI_LAN
USB0/1
Marvell
88E1512
J18
FAN2
COM1
COM2
1. VGA Enable/Disable
2. Watchdog
JSTBY1
DIMMA1
BAR CODE
DIMMB1
DIMMC1
JPI2C1
FAN5
JPH1
JF1
JPV1
LEDPWR
JPW1
(-F)
MAC CODE
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN1
ASpeed
AST2500
CPU1 SLOT6 PCI-E 3.0 X16
JBT1
USB8/9(3.0)
JPUSB1
1
FANA
UID_LED1
JUIDB1
CPU1 SLOT7 PCI-E 3.0 X8
JTPM1
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
JSD2
VGA
Intel X557 (-TF)
BT1
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
+
FAN4
LAN1/2
(-TF)
FAN6
FAN3
JIPMB1
BMC_HB_LED1
JNVI2C1
SRW4
CPU1 SLOT4 PCI-E 3.0 X16
JWD1
2
JPG1
SRW3
1
JD1
JPME1
USB2/3
USB4/5
FANB
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
S-SGPIO1
S-SATA3
JL1
JMD1
JPME2
Intel PCH
1
59
Page 60
Super X11SPM-F/-TF/-TPF User's Manual
ME Recovery
Use jumper JPME1 to select ME Firmware Recovery Mode, which will limit resource
allocation for essential system operation only in order to maintain normal power operation and management. In the single operation, online upgrade will be available via Recovery mode.
Refer to the table below for jumper settings.
ME Recovery
Jumper Settings
Jumper Setting Denition
Pins 1-2 Normal
Pins 2-3 ME Recovery
ME Manufacturing Mode
Close pins 2-3 of jumper JPME2 to bypass SPI ash security and force the system to operate in the manufacturing mode, which will allow the user to ash the system rmware from a host server for system setting modications. Refer to the table below for jumper settings.
The default setting is Normal.
Manufacturing Mode
Jumper Settings
Jumper Setting Denition
Pins 1-2 Normal
Pins 2-3 Manufacturing Mode
PCB EDGE
CS4227
(-TPF)
PRESS FIT
USB6/7
(3.0)
LEDT3
LEDT2
LEDT1
Inphi
LEDT4
LAN1/2
(-F/-TPF)
JRK1
CPU
IPMI_LAN
USB0/1
Marvell
88E1512
J18
FAN2
COM1
COM2
1. ME Recovery
2. ME Manufacturing
JSTBY1
DIMMA1
BAR CODE
DIMMB1
DIMMC1
JPI2C1
FAN5
JPH1
JF1
JPV1
LEDPWR
JPW1
(-F)
MAC CODE
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN1
ASpeed
AST2500
CPU1 SLOT6 PCI-E 3.0 X16
JBT1
USB8/9(3.0)
JPUSB1
1
FANA
UID_LED1
JUIDB1
CPU1 SLOT7 PCI-E 3.0 X8
JTPM1
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
JSD2
VGA
Intel X557 (-TF)
BT1
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
+
FAN4
LAN1/2
(-TF)
FAN6
FAN3
JIPMB1
BMC_HB_LED1
JNVI2C1
SRW4
CPU1 SLOT4 PCI-E 3.0 X16
JWD1
JPG1
JD1
JPME1
1
USB2/3
USB4/5
FANB
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
2
S-SGPIO1
S-SATA3
JL1
SRW3
JMD1
JPME2
Intel PCH
1
60
Page 61
Chapter 2: Installation
Power Source Select For USB Port 0/1/6/7
Jumper JPUSB1 allows you to select the power source of USB port 0/1/6/7.
Note: Please be sure to remove all other USB devices from the USB ports whose
jumpers are set to disabled before the system goes into standby mode.
USB Power Source Select
Port 0/1/6/7
Jumper Settings
Jumper Setting Denition
Pins 1-2 Standby
Pins 2-3 Main
JIPMB1
JNVI2C1
JWD1
JPG1
JD1
JPME1
USB2/3
USB4/5
FANB
BMC_HB_LED1
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
ASpeed
AST2500
SRW4
CPU1 SLOT6 PCI-E 3.0 X16
CPU1 SLOT4 PCI-E 3.0 X16
SRW3
JMD1
JBT1
Intel
PCH
S-SGPIO1
S-SATA3
JPUSB1
JPME2
JL1
1
1
FANA
USB8/9(3.0)
1
UID_LED1
JUIDB1
CPU1 SLOT7 PCI-E 3.0 X8
JTPM1
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
JSD2
VGA
Intel X557 (-TF)
BT1
+
FAN4
LAN1/2
(-TF)
FAN6
Inphi
CS4227
(-TPF)
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
FAN3
LEDT3
LEDT1
(-F/-TPF)
JRK1
PRESS FIT
LAN1/2
CPU
PCB EDGE
USB6/7
(3.0)
LEDT2
LEDT4
IPMI_LAN
USB0/1
Marvell
88E1512
(-F)
J18
FAN2
COM1
COM2
JSTBY1
JPI2C1
FAN5
DIMMC1
DIMMB1
DIMMA1
JPH1
JF1
MAC CODE
JPV1
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN1
LEDPWR
JPW1
BAR CODE
1. USB Power Source Select
61
Page 62
Super X11SPM-F/-TF/-TPF User's Manual
2.9 LED Indicators
LAN1/2 LEDs
The Ethernet ports (located beside the VGA port) have two LEDs. On each port, one LED
indicates activity when ashing while the other LED may be green, amber or off to indicate
the speed of the connection.
LAN1/2 LED
(Connection Speed
Indicator)
LED Color Denition
Off 100 Mb/s
Amber 1 Gb/s
Green 10 Gb/s
Dedicated IPMI LAN LEDs
A dedicated IPMI LAN is also included on the motherboard. The amber LED on the right of the IPMI LAN port indicates activity, while the green LED on the left indicates the speed of the connection. Refer to the table below for more information.
JIPMB1
JNVI2C1
JWD1
JPG1
JD1
JPME1
USB2/3
USB4/5
FANB
BMC_HB_LED1
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
ASpeed
AST2500
SRW4
CPU1 SLOT6 PCI-E 3.0 X16
CPU1 SLOT4 PCI-E 3.0 X16
SRW3
JMD1
JBT1
Intel
PCH
S-SGPIO1
S-SATA3
JPUSB1
JPME2
JL1
1
1
FANA
IPMI LAN
UID_LED1
CPU1 SLOT7 PCI-E 3.0 X8
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
USB8/9(3.0)
JUIDB1
JSD2
JTPM1
VGA
Intel X557 (-TF)
BT1
+
FAN4
Activity LEDLink LED
LAN1/2
(-TF)
FAN6
Inphi
CS4227
(-TPF)
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
FAN3
IPMI LAN LEDs
Color/State Denition
Link (left)
Green: Solid
Amber: Solid
100 Mb/s
1Gbps
Activity (right) Amber: Blinking Active
1
PCB EDGE
PRESS FIT
LEDT3
LEDT1
LAN1/2
(-F/-TPF)
JRK1
CPU
2
COM1
USB6/7
(3.0)
IPMI_LAN
USB0/1
LEDT2
Marvell
88E1512
(-F)
LEDT4
J18
FAN2
COM2
JSTBY1
JPI2C1
FAN5
DIMMC1
DIMMB1
DIMMA1
JPH1
JF1
MAC CODE
JPV1
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN1
LEDPWR
JPW1
BAR CODE
1. LAN 1/2 LED
2. Dedicated IPMI LAN LED
62
Page 63
Chapter 2: Installation
Onboard Power LED
LEDPWR is an Onboard Power LED. When this LED is lit, it means power is present on the motherboard. In suspend mode, this LED will blink on and off. Be sure to turn off the system and unplug the power cord(s) before removing or installing components.
Onboard Power LED Indicator
LED Color Denition
System Off
Off
(power cable not
connected)
Green System On
Unit ID LED
A rear UID LED indicator at UID_LED1 is located near the UID switch on the I/O back panel.
This UID indicator provides easy identication of a system unit that may need service.
JIPMB1
JNVI2C1
JWD1
JPG1
JD1
JPME1
USB2/3
USB4/5
FANB
BMC_HB_LED1
I-SATA0-3
I-SATA4-7
USB10(3.0)
S-SATA2
ASpeed
AST2500
SRW4
CPU1 SLOT6 PCI-E 3.0 X16
CPU1 SLOT4 PCI-E 3.0 X16
SRW3
JMD1
JBT1
Intel
PCH
S-SGPIO1
S-SATA3
JPUSB1
JPME2
JL1
1
1
FANA
2
UID_LED1
CPU1 SLOT7 PCI-E 3.0 X8
DIMMF1
DIMME1
DIMMD1
JSD1
S-SATA1
S-SATA0
USB8/9(3.0)
JUIDB1
JSD2
JTPM1
VGA
Intel X557 (-TF)
BT1
+
FAN4
LAN1/2
(-TF)
FAN6
Inphi
CS4227
(-TPF)
X11SPM-F/-TF/-TPF
REV: 1.01 DESIGNED IN USA
FAN3
UID LED
LED Indicator
LED Color Denition
Blue: On Unit Identied
PCB EDGE
LEDT3
LEDT1
(-F/-TPF)
JRK1
PRESS FIT
LAN1/2
CPU
USB6/7
(3.0)
LEDT2
LEDT4
IPMI_LAN
USB0/1
Marvell
88E1512
(-F)
J18
FAN2
COM1
COM2
JSTBY1
JPI2C1
FAN5
DIMMC1
DIMMB1
DIMMA1
JPH1
JF1
MAC CODE
JPV1
JF1
PWR ON RST X OH/ FF NIC2 NIC1 HDD LED PWR LED X NMI
FAN1
1
LEDPWR
JPW1
BAR CODE
1. Onboard Power LED
2. UID LED
63
Page 64
Super X11SPM-F/-TF/-TPF User's Manual
Chapter 3
Troubleshooting
3.1 Troubleshooting Procedures
Use the following procedures to troubleshoot your system. If you have followed all of the procedures below and still need assistance, refer to the ‘Technical Support Procedures’ and/ or ‘Returning Merchandise for Service’ section(s) in this chapter. Always disconnect the AC power cord before adding, changing or installing any non hot-swap hardware components.
Before Power On
1. Make sure that there are no short circuits between the motherboard and chassis.
2. Disconnect all ribbon/wire cables from the motherboard, including those for the keyboard and mouse.
3. Remove all add-on cards.
4. Install the CPU (making sure it is fully seated) and connect the front panel connectors to the motherboard.
No Power
1. Make sure that there are no short circuits between the motherboard and the chassis.
2. Make sure that the ATX power connectors are properly connected.
3. Check that the 115V/230V switch, if available, on the power supply is properly set.
4. Turn the power switch on and off to test the system, if applicable.
5. The battery on your motherboard may be old. Check to verify that it still supplies ~3VDC. If it does not, replace it with a new one.
64
Page 65
Chapter 3: Troubleshooting
No Video
1. If the power is on, but you have no video, remove all add-on cards and cables.
2. Use the speaker to determine if any beep codes are present. Refer to Appendix A for details on beep codes.
3. Remove all memory modules and turn on the system (if the alarm is on, check the specs of memory modules, reset the memory or try a different one).
System Boot Failure
If the system does not display POST (Power-On-Self-Test) or does not respond after the power is turned on, check the following:
1. Check for any error beep from the motherboard speaker.
If there is no error beep, try to turn on the system without DIMM modules installed. If there
is still no error beep, replace the motherboard.
If there are error beeps, clear the CMOS settings by unplugging the power cord and con-
tacting both pads on the CMOS clear jumper (JBT1). Refer to Section 2-8 in Chapter 2.
2. Remove all components from the motherboard, especially the DIMM modules. Make sure that system power is on and that memory error beeps are activated.
3. Turn on the system with only one DIMM module installed. If the system boots, check for bad DIMM modules or slots by following the Memory Errors Troubleshooting procedure
in this chapter.
Memory Errors
When a no-memory beep code is issued by the system, check the following:
1. Make sure that the memory modules are compatible with the system and that the DIMMs are properly and fully installed. (For memory compatibility, refer to the memory compatibility chart posted on our website at http://www.supermicro.com.)
2. Check if different speeds of DIMMs have been installed. It is strongly recommended that you use the same RAM type and speed for all DIMMs in the system.
3. Make sure that you are using the correct type of ECC DDR4 modules recommended by the manufacturer.
4. Check for bad DIMM modules or slots by swapping a single module among all memory slots and check the results.
65
Page 66
Super X11SPM-F/-TF/-TPF User's Manual
5. Make sure that all memory modules are fully seated in their slots. Follow the instructions given in Section 2-4 in Chapter 2.
6. Please follow the instructions given in the DIMM population tables listed in Section 2-4 to install your memory modules.
Losing the System's Setup Conguration
1. Make sure that you are using a high-quality power supply. A poor-quality power supply may cause the system to lose the CMOS setup information. Refer to Chapter 2 for details on recommended power supplies.
2. The battery on your motherboard may be old. Check to verify that it still supplies ~3VDC. If it does not, replace it with a new one.
3. If the above steps do not x the setup conguration problem, contact your vendor for repairs.
When the System Becomes Unstable
A. If the system becomes unstable during or after OS installation, check the following:
1. CPU/BIOS support: Make sure that your CPU is supported and that you have the latest BIOS installed in your system.
2. Memory support: Make sure that the memory modules are supported by testing the modules using memtest86 or a similar utility.
Note: Refer to the product page on our website at http:\\www.supermicro.com for memory and CPU support and updates.
3. HDD support: Make sure that all hard disk drives (HDDs) work properly. Replace the bad HDDs with good ones.
4. System cooling: Check the system cooling to make sure that all heatsink fans and CPU/ system fans, etc., work properly. Check the hardware monitoring settings in the IPMI to make sure that the CPU and system temperatures are within the normal range. Also check the front panel Overheat LED and make sure that it is not on.
5. Adequate power supply: Make sure that the power supply provides adequate power to the system. Make sure that all power connectors are connected. Please refer to our website for more information on the minimum power requirements.
6. Proper software support: Make sure that the correct drivers are used.
66
Page 67
Chapter 3: Troubleshooting
B. If the system becomes unstable before or during OS installation, check the following:
1. Source of installation: Make sure that the devices used for installation are working properly, including boot devices such as CD/DVD.
2. Cable connection: Check to make sure that all cables are connected and working properly.
3. Using the minimum conguration for troubleshooting: Remove all unnecessary
components (starting with add-on cards rst), and use the minimum conguration (but
with the CPU and a memory module installed) to identify the trouble areas. Refer to the steps listed in Section A above for proper troubleshooting procedures.
4. Identifying bad components by isolating them: If necessary, remove a component in question from the chassis, and test it in isolation to make sure that it works properly. Replace a bad component with a good one.
5. Check and change one component at a time instead of changing several items at the same time. This will help isolate and identify the problem.
6. To nd out if a component is good, swap this component with a new one to see if the system will work properly. If so, then the old component is bad. You can also install the component in question in another system. If the new system works, the component is good and the old system has problems.
67
Page 68
Super X11SPM-F/-TF/-TPF User's Manual
3.2 Technical Support Procedures
Before contacting Technical Support, please take the following steps. Also, please note that as a motherboard manufacturer, Supermicro also sells motherboards through its channels, so it
is best to rst check with your distributor or reseller for troubleshooting services. They should know of any possible problems with the specic system conguration that was sold to you.
1. Please go through the Troubleshooting Procedures and Frequently Asked Questions (FAQ) sections in this chapter or see the FAQs on our website (http://www.supermicro.
com/FAQ/index.php) before contacting Technical Support.
2. BIOS upgrades can be downloaded from our website (http://www.supermicro.com/
ResourceApps/BIOS_IPMI_Intel.html).
3. If you still cannot resolve the problem, include the following information when contacting Supermicro for technical support:
Motherboard model and PCB revision number
BIOS release date/version (This can be seen on the initial display when your system rst
boots up.)
System conguration
4. An example of a Technical Support form is on our website at http://www.supermicro.com/
RmaForm/.
Distributors: For immediate assistance, please have your account number ready when
placing a call to our Technical Support department. We can be reached by email at sup­port@supermicro.com.
68
Page 69
Chapter 3: Troubleshooting
3.3 Frequently Asked Questions
Question: What type of memory does my motherboard support?
Answer: The motherboard supports DDR4 ECC RDIMM, LRDIMM, or 3DS LRDIMM modules.
To enhance memory performance, do not mix memory modules of different speeds and sizes. Please follow all memory installation instructions given on Section 2.4 in Chapter 2.
Question: How do I update my BIOS?
Answer: It is recommended that you do not upgrade your BIOS if you are not experiencing
any problems with your system. Updated BIOS les are located on our website at http://
www.supermicro.com/ResourceApps/BIOS_IPMI_Intel.html. Please check our BIOS warning
message and the information on how to update your BIOS on our website. Select your
motherboard model and download the BIOS le to your computer. Also, check the current
BIOS revision to make sure that it is newer than your BIOS before downloading. Please
unzip the BIOS le onto a bootable USB device. Run the batch le using the format FLASH. BAT lename.rom from your bootable USB device to ash the BIOS. Then, your system will
automatically reboot.
Warning: Do not shut down or reset the system while updating the BIOS to prevent possible system boot failure!
Note: The SPI BIOS chip used on this motherboard cannot be removed. Send your motherboard back to our RMA Department at Supermicro for repair. For BIOS Recovery instructions, please refer to the AMI BIOS Recovery Instructions posted at http://www.
supermicro.com/support/manuals/.
69
Page 70
Super X11SPM-F/-TF/-TPF User's Manual
3.4 Battery Removal and Installation
Battery Removal
To remove the onboard battery, follow the steps below:
1. Power off your system and unplug your power cable.
2. Locate the onboard battery as shown below.
3. Using a tool such as a pen or a small screwdriver, push the battery lock outwards to unlock it. Once unlocked, the battery will pop out from the holder.
4. Remove the battery.
Proper Battery Disposal
Warning: Please handle used batteries carefully. Do not damage the battery in any way; a
damaged battery may release hazardous materials into the environment. Do not discard a used
battery in the garbage or a public landll. Please comply with the regulations set up by your
local hazardous waste management agency to dispose of your used battery properly.
Battery Installation
1. To install an onboard battery, follow steps 1 and 2 above and continue below:
2. Identify the battery's polarity. The positive (+) side should be facing up.
3. Insert the battery into the battery holder and push it down until you hear a click to ensure that the battery is securely locked.
Warning: When replacing a battery, be sure to only replace it with the same type.
OR
70
Page 71
Chapter 3: Troubleshooting
3.5 Returning Merchandise for Service
A receipt or copy of your invoice marked with the date of purchase is required before any warranty service will be rendered. You can obtain service by calling your vendor for a Returned Merchandise Authorization (RMA) number. When returning the motherboard to the manufacturer, the RMA number should be prominently displayed on the outside of the shipping carton, and the shipping package is mailed prepaid or hand-carried. Shipping and handling charges will be applied for all orders that must be mailed when service is complete. For faster service, you can also request a RMA authorization online (http://www.supermicro.
com/RmaForm/).
This warranty only covers normal consumer use and does not cover damages incurred in shipping or from failure due to the alternation, misuse, abuse or improper maintenance of products.
During the warranty period, contact your distributor rst for any product problems.
71
Page 72
Super X11SPM-F/-TF/-TPF User's Manual
Chapter 4
BIOS
4.1 Introduction
This chapter describes the AMIBIOS™ Setup utility for the motherboard. The BIOS is stored
on a chip and can be easily upgraded using a ash program.
Note: Due to periodic changes to the BIOS, some settings may have been added or deleted and might not yet be recorded in this manual. Please refer to the Manual
Download area of our website for any changes to the BIOS that may not be reected
in this manual.
Starting the Setup Utility
To enter the BIOS Setup Utility, hit the <Delete> key while the system is booting-up. (In most cases, the <Delete> key is used to invoke the BIOS setup screen. There are a few cases when other keys are used, such as <F1>, <F2>, etc.) Each main BIOS menu option is described in this manual.
The Main BIOS screen has two main frames. The left frame displays all the options that can
be congured. “Grayed-out” options cannot be congured. The right frame displays the key
legend. Above the key legend is an area reserved for a text message. When an option is selected in the left frame, it is highlighted in white. Often a text message will accompany it. (Note that the BIOS has default text messages built in. We retain the option to include, omit, or change any of these text messages.) Settings printed in Bold are the default values.
A " " indicates a submenu. Highlighting such an item and pressing the <Enter> key will open the list of settings within that submenu.
The BIOS setup utility uses a key-based navigation system called hot keys. Most of these hot keys (<F1>, <F2>, <F3>, <Enter>, <ESC>, <Arrow> keys, etc.) can be used at any time during the setup navigation process.
72
Page 73
Chapter 4: BIOS
4.2 Main Setup
When you rst enter the AMI BIOS setup utility, you will enter the Main setup screen. You can
always return to the Main setup screen by selecting the Main tab on the top of the screen. The Main BIOS setup screen is shown below and the following items will be displayed:
System Date/System Time
Use this option to change the system date and time. Highlight System Date or System Time using the arrow keys. Enter new values using the keyboard. Press the <Tab> key or the arrow
keys to move between elds. The date must be entered in MM/DD/YYYY format. The time
is entered in HH:MM:SS format.
Note: The time is in the 24-hour format. For example, 5:30 P.M. appears as 17:30:00. The date's default value is the BIOS build date after RTC reset.
Supermicro X11SPM-F
BIOS Version
This item displays the version of the BIOS ROM used in the system.
Build Date
This item displays the date when the version of the BIOS ROM used in the system was built.
73
Page 74
Super X11SPM-F/-TF/-TPF User's Manual
CPLD Version
This item displays the Complex Programmable Logic Device version.
Memory Information
Total Memory
This item displays the total size of memory available in the system.
74
Page 75
Chapter 4: BIOS
4.3 Advanced Setup Congurations
Use the arrow keys to select the Advanced menu and press <Enter> to access the submenu items:
Warning: Take caution when changing the Advanced settings. An incorrect value, a very high DRAM frequency, or an incorrect DRAM timing setting may make the system unstable. When this occurs, revert to default manufacturer settings.
Boot Feature
Quiet Boot
Use this feature to select the screen display between the POST messages and the OEM logo upon bootup. Select Disabled to display the POST messages. Select Enabled to display the OEM logo instead of the normal POST messages. The options are Disabled and Enabled.
Option ROM Messages
Use this feature to set the display mode for the Option ROM. Select Keep Current to display the current AddOn ROM setting. Select Force BIOS to use the Option ROM display set by the system BIOS. The options are Force BIOS and Keep Current.
Bootup NumLock State
Use this feature to set the Power-on state for the <Numlock> key. The options are On and Off.
75
Page 76
Super X11SPM-F/-TF/-TPF User's Manual
Wait For "F1" If Error
Use this feature to force the system to wait until the "F1" key is pressed if an error occurs. The options are Disabled and Enabled.
INT19 (Interrupt 19) Trap Response
Interrupt 19 is the software interrupt that handles the boot disk function. When this item is set to Immediate, the ROM BIOS of the host adaptors will "capture" Interrupt 19 at bootup immediately and allow the drives that are attached to these host adaptors to function as bootable disks. If this item is set to Postponed, the ROM BIOS of the host adaptors will not capture Interrupt 19 immediately and allow the drives attached to these adaptors to function as bootable devices at bootup. The options are Immediate and Postponed.
Re-try Boot
If this item is enabled, the BIOS will automatically reboot the system from a specied boot
device after its initial boot failure. The options are Disabled, Legacy Boot, and EFI Boot.
Install Windows 7 USB Support
Enable this feature to use the USB keyboard and mouse during the Windows 7 installation since the native XHCI driver support is unavailable. Use a SATA optical drive as a USB drive, and USB CD/DVD drives are not supted. Disable this feature after the XHCI driver has been installed in Windows. The options are Disabled and Enabled.
Port 61h Bit-4 Emulation
Select Enabled to enable the emulation of Port 61h bit-4 toggling in SMM (System Management Mode). The options are Disabled and Enabled.
Power Conguration
Watch Dog Function
If enabled, the Watch Dog Timer will allow the system to reset or generate NMI based on jumper settings when it is expired for more than ve minutes. The options are Disabled and Enabled.
Restore on AC Power Loss
Use this feature to set the power state after a power outage. Select Stay Off for the system power to remain off after a power loss. Select Power On for the system power to be turned on after a power loss. Select Last State to allow the system to resume its last power state before a power loss. The options are Stay Off, Power On, and Last State.
76
Page 77
Chapter 4: BIOS
Power Button Function
This feature controls how the system shuts down when the power button is pressed. Select 4 Seconds Override for the user to power off the system after pressing and holding the power button for 4 seconds or longer. Select Instant Off to instantly power off the system as soon as the user presses the power button. The options are Instant Off and 4 Seconds Override.
Throttle on Power Fail
Use this feature to decrease system power by throttling CPU frequency when one power supply has failed. The options are Disabled and Enabled.
CPU Conguration
The following CPU information will display:
Processor BSP Revision
Processor Socket
Processor ID
Processor Frequency
Processor Max Ratio
Processor Min Ratio
Microcode Revision
L1 Cache RAM
L2 Cache RAM
L3 Cache RAM
Processor 0 Version
Hyper-Threading (ALL) (Available when supported by the CPU)
Select Enable to support Intel Hyper-threading Technology to enhance CPU performance. The options are Disable and Enable.
77
Page 78
Super X11SPM-F/-TF/-TPF User's Manual
Execute Disable Bit (Available if supported by the OS & the CPU)
Select Enable to enable the Execute-Disable Bit, which will allow the processor to designate areas in the system memory where an application code can execute and where it cannot,
thus preventing a worm or a virus from ooding illegal codes to overwhelm the processor
or damage the system during an attack. The options are Disable and Enable. (Refer to the Intel® and Microsoft® websites for more information.)
Intel Virtualization Technology
Use feature to enable the Vanderpool Technology. This technology allows the system to run several operating systems simultaneously. The options are Disable and Enable.
PPIN Control
Select Unlock/Enable to use the Protected Processor Inventory Number (PPIN) in the system. The options are Unlock/Disable and Unlock/Enable.
Hardware Prefetcher (Available when supported by the CPU)
If set to Enable, the hardware prefetcher will prefetch streams of data and instructions from the main memory to the L2 cache to improve CPU performance. The options are Disable and Enable.
Adjacent Cache Prefetch (Available when supported by the CPU)
The CPU prefetches the cache line for 64 bytes if this feature is set to Disabled. The CPU prefetches both cache lines for 128 bytes as comprised if this feature is set to Enable. The options are Enable and Disable.
DCU Streamer Prefetcher (Available when supported by the CPU)
Select Enable to enable the DCU (Data Cache Unit) Streamer Prefetcher which will stream and prefetch data and send it to the Level 1 data cache to improve data processing and system performance. The options are Disable and Enable.
DCU IP Prefetcher (Available when supported by the CPU)
Select Enable for DCU (Data Cache Unit) IP Prefetcher support, which will prefetch IP addresses to improve network connectivity and system performance. The options are Enable and Disable.
LLC Prefetch
If set to Enable, the hardware prefetcher will prefetch streams of data and instructions from the main memory to the L3 cache to improve CPU performance. The options are Disable and Enable.
Extended APIC
Select Enable to activate APIC (Advanced Programmable Interrupt Controller) support. The options are Disable and Enable.
78
Page 79
Chapter 4: BIOS
AES-NI
Select Enable to use the Intel Advanced Encryption Standard (AES) New Instructions (NI) to ensure data security. The options are Disable and Enable.
Advanced Power Management Conguration
CPU P State Control
This feature allows the user to congure the following CPU power settings:
SpeedStep (Pstates)
Intel SpeedStep Technology allows the system to automatically adjust processor voltage
and core frequency to reduce power consumption and heat dissipation. The options are Disable and Enable.
EIST PSD Funtion
This feature allows the user to choose between Hardware and Software to control the processor's frequency and performance (P-state). In HW_ALL mode, the processor hard­ware is responsible for coordinating the P-state, and the OS is responsible for keeping the P-state request up to date on all Logical Processors. In SW_ALL mode, the OS Power Manager is responsible for coordinating the P-state, and must initiate the transition on all Logical Processors. In SW_ANY mode, the OS Power Manager is responsible for coordinating the P-state and may initiate the transition on any Logical Processors. The options are HW_ALL, SW_ALL, and SW_ANY.
Turbo Mode
This feature will enable dynamic control of the processor, allowing it to run above stock frequency. The options are Disable and Enable.
Hardware PM State Control
Hardware P-States
This setting allows the user to select between OS and hardware-controlled P-states. Selecting Native Mode allows the OS to choose a P-state. Selecting Out of Band Mode allows the hardware to autonomously choose a P-state without OS guidance. Selecting Native Mode with No Legacy Support functions as Native Mode with no support for older hardware. The options are Disable, Native Mode, Out of Band Mode, and Native Mode with No Legacy Support.
79
Page 80
Super X11SPM-F/-TF/-TPF User's Manual
CPU C State Control
Autonomous Core C-State
Enabling this setting allows the hardware to autonomously choose to enter a C-state based on power consumption and clock speed. The options are Disable and Enable.
CPU C6 Report
Select Enable to allow the BIOS to report the CPU C6 State (ACPI C3) to the operating system. During the CPU C6 State, the power to all cache is turned off. The options are Disable, Enable, and Auto.
Enhanced Halt State (C1E)
Select Enable to use Enhanced Halt State technology, which will signicantly reduce the
CPU's power consumption by reducing its clock cycle and voltage during a Halt state. The options are Disable and Enable.
Package C State Control
Package C State
This feature allows the user to set the limit on the C State package register. The options are C0/C1 State, C2 State, C6 (Non Retention) State, C6 (Retention) State, No Limit, and Auto.
CPU T State Control
Software Controlled T-States
Use this feature to enable Software Controlled T-States. The options are Disable and Enable.
Chipset Conguration
Warning: Setting the wrong values in the following features may cause the system to malfunc­tion.
North Bridge
This feature allows the user to congure the following North Bridge settings.
80
Page 81
UPI Conguration
The following UPI information will display:
Number of CPU
Number of IIO
Current UPI Link Speed
Current UPI Link Frequency
UPI Global MMIO Low Base / Limit
UPI Global MMIO High Base / Limit
UPI Pci-e Conguration Base / Size
Chapter 4: BIOS
Degrade Precedence
Use this feature to set degrade precedence when system settings are in conict. Select
Topology Precedence to degrade Features. Select Feature Precedence to degrade Topol­ogy. The options are Topology Precedence and Feature Precedence.
Link L0p Enable
Select Enable for the QPI to enter the L0p state for power saving. The options are Dis­able, Enable, and Auto.
Link L1 Enable
Select Enable for the QPI to enter the L1 state for power saving. The options are Dis­able, Enable, and Auto.
IO Directory Cache (IODC)
IO Directory Cache is an 8-entry cache that stores the directory state of remote IIO writes and memory lookups, and saves directory updates. Use this feature to lower cache to cache (C2C) transfer latencies. The options are Disable, Auto, Enable for Remote InvItoM Hybrid Push, InvItoM AllocFlow, Enable for Remote InvItoM Hybrid AllocNonAlloc, and Enable for Remote InvItoM and Remote WViLF.
Isoc Mode
Isochronous (Isoc) mode allows time-sensitive processes to be given priority. The options are Disable, Enable, and Auto.
81
Page 82
Super X11SPM-F/-TF/-TPF User's Manual
Memory Conguration
Enforce POR
Select POR (Plan of Record) to enforce POR restrictions on DDR4 frequency and volt­age programming. The options are POR and Disable.
Memory Frequency
Use this feature to set the maximum memory frequency for onboard memory modules. The options are Auto, 1866, 2000, 2133, 2200, 2400, 2600, and 2666.
Data Scrambling for NVDIMM
Use this feature to enable or disable data scrambling for non-volatile DIMM (NVDIMM) memory. The options are Auto, Disable, and Enable.
Data Scrambling for DDR4
Use this feature to enable or disable data scrambling for DDR4 memory. The options are Auto, Disable, and Enable.
tCCD_L Relaxation
Select Enable to get TCDD settings from SPD (Serial Presence Detect) and implement into memory RC code to improve system reliability. Select Disable for TCCD to follow Intel POR. The options are Disable and Enable.
Enable ADR
Select Enable for ADR (Automatic Diagnostic Repository) support to enhance memory performance. The options are Auto and Enable.
2X REFRESH
Use this feature to select the memory controller refresh rate to 2x refresh mode. The options are Auto and Enable.
Memory Topology
This item displays the information of onboard memory modules as detected by the BIOS.
Memory RAS Conguration
Static Virtual Lockstep Mode
Select Enable to run the system's memory channels in lockstep mode to minimize memory access latency. The options are Disable and Enable.
82
Page 83
Chapter 4: BIOS
Mirror Mode
This feature allows memory to be mirrored between two channels, providing 100% redundancy. The options are Disable, Mirror Mode 1LM, and Mirror Mode 2LM.
UEFI ARM Mirror
Select Enable to support the UEFI-based address range mirroring with setup option. The options are Disable and Enable.
Memory Rank Sparing
Select Enable to enable memory-sparing support for memory ranks to improve memory performance. The options are Disable and Enable.
Correctable Error Threshold
Use this item to specify the threshold value for correctable memory error logging, which sets a limit on the maximum number of events that can be logged in the memory-error log at a given time. The default setting is 100.
SDDC Plus One
Single device data correction +1 (SDDC Plus One) organizes data in a single bundle (x4/x8 DRAM). If any or all the bits become corrupted, corrections occur. The x4 con­dition is corrected on all cases. The x8 condition is corrected only if the system is in Lockstep Mode. The options are Disable and Enable.
ADDDC Sparing
Adaptive Double Device Data Correction (ADDDC) Sparing detects when the prede­termined threshold for correctable errors is reached, copying the contents of the failing DIMM to spare memory. The failing DIMM or memory rank will then be disabled. The options are Disable and Enable.
Patrol Scrub
Patrol Scrubbing is a process that allows the CPU to correct correctable memory errors detected on a memory module and send the correction to the requestor (the original source). When this item is set to Enable, the IO hub will read and write back one cache line every 16K cycles if there is no delay caused by internal processing. By using this method, roughly 64 GB of memory behind the IO hub will be scrubbed every day. The options are Disable and Enable.
Patrol Scrub Interval
This feature allows you to decide how many hours the system should wait before the next complete patrol scrub is performed. Use the keyboard to enter a value from 0-24. The default setting is 24.
83
Page 84
Super X11SPM-F/-TF/-TPF User's Manual
IIO Conguration
EV DFX Features
When this feature is set to Enable, the EV_DFX Lock Bits that are located on a proces­sor will always remain clear during electric tuning. The options are Disable and Enable.
CPU1 Conguration
IOU0 (II0 PCIe Br1)
This item congures the PCI-E port Bifuraction setting for a PCI-E port specied by the
user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and Auto.
IOU1 (II0 PCIe Br2)
This item congures the PCI-E port Bifuraction setting for a PCI-E port specied by the
user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and Auto.
IOU2 (II0 PCIe Br3)
This item congures the PCI-E port Bifuraction setting for a PCI-E port specied by the
user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and Auto.
CPU1 SLOT4 PCI-E 3.0 X16 / CPU1 SLOT6 PCI-E 3.0 X16 / CPU1
SLOT7 PCI-E 3.0 X8
Link Speed
Use this item to select the link speed for the PCI-E port specied by the user. The
options are Auto, Gen 1 (2.5 GT/s), Gen 2 (5 GT/s), and Gen 3 (8 GT/s).
The following information will also be displayed:
PCI-E Port Link Status
PCI-E Port Link Max
PCI-E Port Link Speed
PCI-E Port Max Payload Size
Selecting Auto for this feature will enable the motherboard to automatically detect the maximum Transaction Layer Packet (TLP) size for the connected PCI-E device,
allowing for maximum I/O efciency. Selecting 128B or 256B will designate maximum
packet size of 128 or 256. The options are 128B, 256B, and Auto.
84
Page 85
Chapter 4: BIOS
IOAT Conguration
Disable TPH
Transparent Huge Pages (TPH) is a Linux memory management system that enables communication in larger blocks (pages). Enabling this feature will increase perfor­mance. The options are No and Yes.
Prioritize TPH
Use this feature to enable Prioritize TPH support. The options are Enable and Disable.
Relaxed Ordering
Select Enable to enable Relaxed Ordering support, which will allow certain transac­tions to violate the strict-ordering rules of PCI bus for a transaction to be completed prior to other transactions that have already been enqueued. The options are Disable and Enable.
Intel® VT for Directed I/O (VT-d)
Intel® VT for Directed I/O (VT-d)
Select Enable to use Intel Virtualization Technology for Direct I/O VT-d support by reporting the I/O device assignments to the VMM (Virtual Machine Monitor) through the DMAR ACPI tables. This feature offers fully-protected I/O resource sharing across Intel platforms, providing greater reliability, security and availability in networking and data-sharing. The options are Enable and Disable.
Interrupt Remapping
Use this feature to enable Interrupt Remapping support, which detects and controls external interrupt requests. The options are Enable and Disable.
PassThrough DMA
Use this feature to allow devices such as network cards to access the system memory without using a processor. Select Enable to use the Non-Isoch VT_D Engine Pass Through Direct Memory Access (DMA) support. The options are Enable and Disable.
ATS
Use this feature to enable Non-Isoch VT-d Engine Address Translation Services (ATS) support. ATS translates virtual addresses to physical addresses. The options are En- able and Disable.
85
Page 86
Super X11SPM-F/-TF/-TPF User's Manual
Posted Interrupt
Use this feature to enable VT_D Posted Interrupt. The options are Enable and Disable.
Coherency Support (Non-Isoch)
Use this feature to maintain setting coherency between processors or other devices. Select Enable for the Non-Isoch VT-d engine to pass through DMA to enhance system performance. The options are Enable and Disable.
Intel® VMD Technology
Intel® VMD for Volume Management Device on CPU
VMD Cong for PStack0
Intel® VMD for Volume Management Device
Select Enable to use the Intel Volume Management Device Technology for this stack. The options are Disable and Enable.
*If the item above is set to Enable, the following items will become available
for conguration:
CPU SLOT4 PCI-E 3.0 X16 VMD (Available when the device is detected by the system)
Select Enable to use the Intel Volume Management Device Technology for this spe-
cic root port. The options are Disable and Enable.
Hot Plug Capable (Available when the device is detected by the system)
Use this feature to enable hot plug support for PCIe root ports 1A~1D. The options are Disable and Enable.
VMD Cong for PStack1
Intel® VMD for Volume Management Device
Select Enable to use the Intel Volume Management Device Technology for this stack. The options are Disable and Enable.
*If the item above is set to Enable, the following items will become available
for conguration:
CPU SLOT6 PCI-E 3.0 X16 VMD (Available when the device is detected by the system)
Select Enable to use the Intel Volume Management Device Technology for this spe­cic root port. The options are Disable and Enable.
86
Page 87
Chapter 4: BIOS
Hot Plug Capable (Available when the device is detected by the system)
Use this feature to enable hot plug support for PCIe root ports 2A~2D. The options are Disable and Enable.
VMD Cong for PStack2
Intel® VMD for Volume Management Device
Select Enable to use the Intel Volume Management Device Technology for this stack. The options are Disable and Enable.
*If the item above is set to Enable, the following items will become available
for conguration:
CPU SLOT7 PCI-E 3.0 X8 VMD (Available when the device is detected by the system)
Hot Plug Capable (Available when the device is detected by the system)
Use this feature to enable hot plug support for PCIe root ports 3A~3D. The options are Disable and Enable.
PCI-E Completion Timeout Disable
Use this feature to enable PCI-E Completion Timeout support for electric tuning. The options are Yes, No, and Per-Port.
South Bridge
The following USB information will display:
USB Module Version
USB Devices
Legacy USB Support
This feature enables support for USB 2.0 and older. The options are Enabled, Disabled, and Auto.
XHCI Hand-off
When this feature is disabled, the motherboard will not support USB 3.0. The options are Enabled and Disabled.
Port 60/64 Emulation
This feature allows legacy I/O support for USB devices like mice and keyboards. The options are Enabled and Disabled.
87
Page 88
Super X11SPM-F/-TF/-TPF User's Manual
Server ME Conguration
The following General ME Conguration will display:
Oper. Firmware Version
Backup Firmware Version
Recovery Firmware Version
ME Firmware Status #1
ME Firmware Status #2
Current State
Error Code
PCH SATA Conguration
When this submenu is selected, the AMI BIOS automatically detects the presence of the SATA devices that are supported by the Intel PCH chip and displays the following items:
SATA Controller
This item enables or disables the onboard SATA controller supported by the Intel PCH chip. The options are Disable and Enable.
Congure SATA as
Select AHCI to congure a SATA drive specied by the user as an AHCI drive. Select RAID to congure a SATA drive specied by the user as a RAID drive. The options are AHCI and
RAID.
SATA HDD Unlock
This feature allows the user to remove any password-protected SATA disk drives. The options are Enable and Disable.
Aggressive Link Power Management
When this item is set to Enable, the SATA AHCI controller manages the power usage of the SATA link. The controller will put the link in a low power mode during extended periods of I/O inactivity, and will return the link to an active state when I/O activity resumes. The options are Disable and Enable.
*If the item "Congure SATA as" above is set to RAID, the following items will become available for conguration:
88
Page 89
Chapter 4: BIOS
SATA RSTe Boot Info
Select Enable to provide full int13h support for the devices attached to SATA controller. The options are Disable and Enable.
SATA RAID Option ROM/UEFI Driver
Select UEFI to load the EFI driver for system boot. Select Legacy to load a legacy driver for system boot. The options are Disable, EFI, and Legacy.
SATA Port 0 ~ Port 7
This item displays the information detected on the installed SATA drive on the particular SATA port.
Model number of drive and capacity
Software Preserve Support
Port 0 ~ Port 7 Hot Plug
Set this item to Enable for hot plug support, which will allow the user to replace a SATA drive without shutting down the system. The options are Disable and Enable.
Port 0 ~ Port 7 Spin Up Device
On an edge detect from 0 to 1, set this item to allow the PCH to initialize the device. The options are Disable and Enable.
Port 0 ~ Port 7 SATA Device Type
Use this item to specify if the SATA port specied by the user should be connected to a Solid
State drive or a Hard Disk Drive. The options are Hard Disk Drive and Solid State Drive.
PCH sSATA Conguration
When this submenu is selected, the AMI BIOS automatically detects the presence of the SATA devices that are supported by the Intel PCH chip and displays the following items:
sSATA Controller
This item enables or disables the onboard sSATA controller supported by the Intel PCH chip. The options are Enable and Disable.
Congure sSATA as
Select AHCI to congure an sSATA drive specied by the user as an AHCI drive. Select RAID to congure an sSATA drive specied by the user as a RAID drive. The options are AHCI
and RAID.
89
Page 90
Super X11SPM-F/-TF/-TPF User's Manual
SATA HDD Unlock
This feature allows the user to remove any password-protected SATA disk drives. The options are Disable and Enable.
Aggressive Link Power Management
When this item is set to Enable, the SATA AHCI controller manages the power usage of the SATA link. The controller will put the link in a low power mode during extended periods of I/O inactivity, and will return the link to an active state when I/O activity resumes. The options are Disable and Enable.
*If the item "Congure sSATA as" above is set to RAID, the following items will become available for conguration:
sSATA RSTe Boot Info
Select Enable to provide full int13h support for the devices attached to sSATA controller. The
options are Disable and Enable.
sSATA RAID Option ROM/UEFI Driver
Select UEFI to load the EFI driver for system boot. Select Legacy to load a legacy driver for system boot. The options are Disable, EFI, and Legacy.
sSATA Port 0 ~ Port 3
This item displays the information detected on the installed sSATA drive on the particular sSATA port.
Model number of drive and capacity
Software Preserve Support
Port 0 ~ Port 3 Hot Plug
Set this item to Enable for hot plug support, which will allow the user to replace a SATA drive without shutting down the system. The options are Disable and Enable.
Port 0 ~ Port 3 Spin Up Device
On an edge detect from 0 to 1, set this item to allow the PCH to initialize the device. The options are Disable and Enable.
Port 0 ~ Port 3 sSATA Device Type
Use this item to specify if the SATA port specied by the user should be connected to a Solid
State drive or a Hard Disk Drive. The options are Hard Disk Drive and Solid State Drive.
90
Page 91
Chapter 4: BIOS
PCIe/PCI/PnP Conguration
The following information will display:
PCI Bus Driver Version
PCI Devices Common Settings:
Above 4G Decoding (Available if the system supports 64-bit PCI decoding)
Select Enabled to decode a PCI device that supports 64-bit in the space above 4G Address. The options are Disabled and Enabled.
SR-IOV Support
Use this feature to enable or disable Single Root IO Virtualization Support. The options are
Disabled and Enabled.
MMIO High Base
Use this item to select the base memory size according to memory-address mapping for the IO hub. The options are 56T, 40T, 24T, 16T, 4T, and 1T.
MMIO High Granularity Size
Use this item to select the high memory size according to memory-address mapping for the IO hub. The options are 1G, 4G, 16G, 64G, 256G, and 1024G.
PCI PERR/SERR Support
Select Enabled to allow a PCI device to generate a PERR/SERR number for a PCI Bus Signal Error Event. The options are Disabled and Enabled.
Maximum Read Request
Use this item to select the Maximum Read Request size of the PCI-Express device, or select Auto to allow the System BIOS to determine the value. The options are Auto, 128 Bytes, 256 Bytes, 512 Bytes, 1024 Bytes, 2048 Bytes, and 4096 Bytes.
MMCFG Base
Use this item to select the low base address for PCIE adapters to increase base memory. The options are 1G, 1.5G, 1.75G, 2G, 2.25G. and 3G.
NVMe Firmware Source
Use this item to select the NVMe rmware to support booting. The options are Vendor
Dened Firmware and AMI Native Support. The default option, Vendor Dened Firmware,
is pre-installed on the drive and may resolve errata or enable innovative functions for the
drive. The other option, AMI Native Support, is offered by the BIOS with a generic method.
91
Page 92
Super X11SPM-F/-TF/-TPF User's Manual
VGA Priority
Use this feature to select VGA priority when multiple VGA devices are detected. Select On­board to give priority to your onboard video device. Select Offboard to give priority to your graphics card. The options are Onboard and Offboard.
CPU1 SLOT4 PCI-E 3.0 X16 OPROM
Use this feature to select which rmware type to be loaded for the add-on card in this slot.
The options are Disabled, Legacy, and EFI.
CPU1 SLOT6 PCI-E 3.0 X16 OPROM
Use this feature to select which rmware type to be loaded for the add-on card in this slot.
The options are Disabled, Legacy, and EFI.
CPU1 SLOT7 PCI-E 3.0 X8 OPROM
Use this feature to select which rmware type to be loaded for the add-on card in this slot.
The options are Disabled, Legacy, and EFI.
M.2 PCI-E 3.0 X4 OPROM
Use this feature to select which rmware type to be loaded for the add-on card in this slot.
The options are Disabled, Legacy, and EFI.
Onboard LAN Device
Select Enabled to enable the Onboard LAN device. The options are Enabled and Disabled.
Onboard LAN1 Option ROM
Use this feature to select which rmware function to be loaded for LAN Port1 used for system
boot. The options are Disabled, Legacy, and EFI.
Onboard LAN2 Option ROM
Use this feature to select which rmware function to be loaded for LAN Port2 used for system
boot. The options are Disabled, Legacy, and EFI.
Onboard Video Option ROM
Use this item to select the Onboard Video Option ROM type. The options are Disabled, Legacy, and EFI.
Network Stack Conguration
Network Stack
Select Enabled to enable PXE (Preboot Execution Environment) or UEFI (Unied Extensible
Firmware Interface) for network stack support. The options are Enabled and Disabled.
92
Page 93
Chapter 4: BIOS
Ipv4 PXE Support
Select Enabled to enable IPv4 PXE boot support. The options are Disabled and Enabled.
Ipv4 HTTP Support
Select Enabled to enable IPv4 HTTP boot support. The options are Disabled and Enabled.
Ipv6 PXE Support
Select Enabled to enable IPv6 PXE boot support. The options are Disabled and Enabled.
Ipv6 HTTP Support
Select Enabled to enable IPv6 HTTP boot support. The options are Disabled and Enabled.
PXE Boot Wait Time
Use this option to specify the wait time to press the ESC key to abort the PXE boot. Press "+" or "-" on your keyboard to change the value. The default setting is 0.
Media Detect Count
Use this option to specify the number of times media will be checked. Press "+" or "-" on your keyboard to change the value. The default setting is 1.
Super IO Conguration
The following Super IO information will display:
Super IO Chip AST2500
Serial Port 1 Conguration
This submenu allows the user to congure the settings of Serial Port 1.
Serial Port 1
Select Enabled to enable the selected onboard serial port. The options are Disabled and
Enabled.
Device Settings
This item displays the status of a serial part specied by the user.
Change Settings
This feature species the base I/O port address and the Interrupt Request address of a serial port specied by the user. Select Auto to allow the BIOS to automatically assign the
base I/O and IRQ address.
The options for Serial Port 1 are Auto, (IO=3F8h; IRQ=4;), (IO=3F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;), (IO=2F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;), (IO=3E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;), and (IO=2E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;).
93
Page 94
Super X11SPM-F/-TF/-TPF User's Manual
Serial Port 2 Conguration
This submenu allows the user to congure the settings of Serial Port 2.
Serial Port 2
Select Enabled to enable the selected onboard serial port. The options are Disabled and
Enabled.
Device Settings
This item displays the status of a serial part specied by the user.
Change Settings
This feature species the base I/O port address and the Interrupt Request address of a serial port specied by the user. Select Auto to allow the BIOS to automatically assign the
base I/O and IRQ address.
The options for Serial Port 2 are Auto, (IO=2F8h; IRQ=3;), (IO=3F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;), (IO=2F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;), (IO=3E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;), and (IO=2E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;).
Serial Port 2 Attribute (Available for Serial Port 2 only)
Select SOL to use COM Port 2 as a Serial Over LAN (SOL) port for console redirection. The options are SOL and COM.
Serial Port Console Redirection
COM1 Console Redirection
Select Enabled to enable console redirection support for a serial port specied by the user.
The options are Enabled and Disabled.
*If the item above is set to Enabled, the following items will become available for
conguration:
COM1 Console Redirection Settings
Use this feature to specify how the host computer will exchange data with the client computer, which is the remote computer used by the user.
COM1 Terminal Type
This feature allows the user to select the target terminal emulation type for Console Redirection. Select VT100 to use the ASCII Character set. Select VT100+ to add color and function key support. Select ANSI to use the Extended ASCII Character Set. Select VT-UTF8 to use UTF8 encoding to map Unicode characters into one or more bytes. The options are VT100, VT100+, VT-UTF8, and ANSI.
94
Page 95
Chapter 4: BIOS
COM1 Bits Per Second
Use this feature to set the transmission speed for a serial port used in Console Redirection. Make sure that the same speed is used in the host computer and the client computer. A lower transmission speed may be required for long and busy lines. The options are 9600, 19200, 38400, 57600 and 115200 (bits per second).
COM1 Data Bits
Use this feature to set the data transmission size for Console Redirection. The options are 7 Bits and 8 Bits.
COM1 Parity
A parity bit can be sent along with regular data bits to detect data transmission errors. Select Even if the parity bit is set to 0, and the number of 1's in data bits is even. Select Odd if the parity bit is set to 0, and the number of 1's in data bits is odd. Select None if you do not want to send a parity bit with your data bits in transmission. Select Mark to add a mark as a parity bit to be sent along with the data bits. Select Space to add a Space as a parity bit to be sent with your data bits. The options are None, Even, Odd, Mark, and Space.
COM1 Stop Bits
A stop bit indicates the end of a serial data packet. Select 1 Stop Bit for standard serial data communication. Select 2 Stop Bits if slower devices are used. The options are 1 and 2.
COM1 Flow Control
Use this feature to set the ow control for Console Redirection to prevent data loss caused by buffer overow. Send a "Stop" signal to stop sending data when the receiving buffer
is full. Send a "Start" signal to start sending data when the receiving buffer is empty. The options are None and Hardware RTS/CTS.
COM1 VT-UTF8 Combo Key Support
Select Enabled to enable VT-UTF8 Combination Key support for ANSI/VT100 terminals. The options are Disabled and Enabled.
COM1 Recorder Mode
Select Enabled to capture the data displayed on a terminal and send it as text messages to a remote server. The options are Disabled and Enabled.
COM1 Resolution 100x31
Select Enabled for extended-terminal resolution support. The options are Disabled and Enabled.
95
Page 96
Super X11SPM-F/-TF/-TPF User's Manual
COM1 Legacy OS Redirection Resolution
Use this feature to select the number of rows and columns used in Console Redirection for legacy OS support. The options are 80x24 and 80x25.
COM1 Putty KeyPad
This feature selects the settings for Function Keys and KeyPad used for Putty, which is a terminal emulator designed for the Windows OS. The options are VT100, LINUX, XTERMR6, SC0, ESCN, and VT400.
COM1 Redirection After BIOS POST
Use this feature to enable or disable legacy console redirection after BIOS POST. When set to Bootloader, legacy console redirection is disabled before booting the OS. When set to Always Enable, legacy console redirection remains enabled when booting the OS. The options are Always Enable and Bootloader.
SOL/COM2 Console Redirection
Select Enabled to use the SOL port for Console Redirection. The options are Disabled and Enabled.
*If the item above is set to Enabled, the following items will become available for
conguration:
SOL/COM2 Console Redirection Settings
Use this feature to specify how the host computer will exchange data with the client computer, which is the remote computer used by the user.
COM2 Terminal Type
Use this feature to select the target terminal emulation type for Console Redirection. Select VT100 to use the ASCII Character set. Select VT100+ to add color and function key support. Select ANSI to use the Extended ASCII Character Set. Select VT-UTF8 to use UTF8 encoding to map Unicode characters into one or more bytes. The options are ANSI, VT100, VT100+, and VT-UTF8.
COM2 Bits Per Second
Use this feature to set the transmission speed for a serial port used in Console Redirection. Make sure that the same speed is used in the host computer and the client computer. A lower transmission speed may be required for long and busy lines. The options are 9600, 19200, 38400, 57600 and 115200 (bits per second).
COM2 Data Bits
Use this feature to set the data transmission size for Console Redirection. The options are 7 Bits and 8 Bits.
96
Page 97
Chapter 4: BIOS
COM2 Parity
A parity bit can be sent along with regular data bits to detect data transmission errors. Select Even if the parity bit is set to 0, and the number of 1's in data bits is even. Select Odd if the parity bit is set to 0, and the number of 1's in data bits is odd. Select None if you do not want to send a parity bit with your data bits in transmission. Select Mark to add a mark as a parity bit to be sent along with the data bits. Select Space to add a Space as a parity bit to be sent with your data bits. The options are None, Even, Odd, Mark and Space.
COM2 Stop Bits
A stop bit indicates the end of a serial data packet. Select 1 Stop Bit for standard serial data communication. Select 2 Stop Bits if slower devices are used. The options are 1 and 2.
COM2 Flow Control
Use this feature to set the ow control for Console Redirection to prevent data loss caused by buffer overow. Send a "Stop" signal to stop sending data when the receiving buffer
is full. Send a "Start" signal to start sending data when the receiving buffer is empty. The options are None and Hardware RTS/CTS.
COM2 VT-UTF8 Combo Key Support
Select Enabled to enable VT-UTF8 Combination Key support for ANSI/VT100 terminals. The options are Disabled and Enabled.
COM2 Recorder Mode
Select Enabled to capture the data displayed on a terminal and send it as text messages to a remote server. The options are Disabled and Enabled.
COM2 Resolution 100x31
Select Enabled for extended-terminal resolution support. The options are Disabled and
Enabled.
COM2 Legacy OS Redirection Resolution
Use this feature to select the number of rows and columns used in Console Redirection for legacy OS support. The options are 80x24 and 80x25.
COM2 Putty KeyPad
This feature selects Function Keys and KeyPad settings for Putty, which is a terminal emulator designed for the Windows OS. The options are VT100, LINUX, XTERMR6, SCO, ESCN, and VT400.
97
Page 98
Super X11SPM-F/-TF/-TPF User's Manual
COM2 Redirection After BIOS POST
Use this feature to enable or disable legacy Console Redirection after BIOS POST. When set to Bootloader, legacy Console Redirection is disabled before booting the OS. When set to Always Enable, legacy Console Redirection remains enabled when booting the OS. The options are Always Enable and Bootloader.
Legacy Console Redirection
Legacy Serial Redirection Port
Use this feature to select a COM port to display redirection of Legacy OS and Legacy OPROM messages. The options are COM1 and SOL/COM2.
EMS (Emergency Management Services) Console Redirection
Select Enabled to use a COM port selected by the user for EMS Console Redirection. The options are Enabled and Disabled.
*If the item above is set to Enabled, the following items will become available for
conguration:
EMS Console Redirection Settings
This feature allows the user to specify how the host computer will exchange data with the client computer, which is the remote computer used by the user.
Out-of-Band Mgmt Port
The feature selects a serial port in a client server to be used by the Microsoft Windows Emergency Management Services (EMS) to communicate with a remote host server. The options are COM1 and SOL/COM2.
Terminal Type
Use this feature to select the target terminal emulation type for Console Redirection. Select VT100 to use the ASCII character set. Select VT100+ to add color and function key support. Select ANSI to use the extended ASCII character set. Select VT-UTF8 to use UTF8 encoding to map Unicode characters into one or more bytes. The options are VT100, VT100+, VT-UTF8, and ANSI.
Bits Per Second
This item sets the transmission speed for a serial port used in Console Redirection. Make sure that the same speed is used in the host computer and the client computer. A lower transmission speed may be required for long and busy lines. The options are 9600, 19200, 57600, and 115200 (bits per second).
98
Page 99
Chapter 4: BIOS
Flow Control
Use this item to set the ow control for Console Redirection to prevent data loss caused by buffer overow. Send a "Stop" signal to stop sending data when the receiving buffer
is full. Send a "Start" signal to start sending data when the receiving buffer is empty. The options are None, Hardware RTS/CTS, and Software Xon/Xoff.
Data Bits, Parity, Stop Bits
ACPI Settings
WHEA Support
Select Enabled to support the Windows Hardware Error Architecture (WHEA) platform and provide a common infrastructure for the system to handle hardware errors within the Windows OS environment to reduce system crashes and to enhance system recovery and health monitoring. The options are Disabled and Enabled.
High Precision Event Timer
Select Enabled to activate the High Precision Event Timer (HPET) that produces periodic interrupts at a much higher frequency than a Real-time Clock (RTC) does in synchronizing multimedia streams, providing smooth playback and reducing the dependency on other timestamp calculation devices, such as an x86 RDTSC Instruction embedded in the CPU. The High Performance Event Timer is used to replace the 8254 Programmable Interval Timer. The options are Disabled and Enabled.
Trusted Computing
The X11SPM-F/-TF/-TPF supports TPM 1.2 and 2.0. The following Trusted Platform Module (TPM) information will display if a TPM 2.0 module is detected:
Vendor Name
Firmware Version
Security Device Support
If this feature and the TPM jumper on the motherboard are both set to Enabled, onboard
security devices will be enabled for TPM (Trusted Platform Module) support to enhance data integrity and network security. Please reboot the system for a change on this setting to take effect. The options are Disable and Enable.
Active PCR Bank
SHA256 PCR Bank
99
Page 100
Super X11SPM-F/-TF/-TPF User's Manual
*If the item above is set to Enable, "SHA-1 PCR Bank" and "SHA256 PCR Bank" will
become available for conguration:
SHA-1 PCR Bank
Use this item to disable or enable the SHA-1 Platform Conguration Register (PCR) bank for
the installed TPM device. The options are Disabled and Enabled.
SHA256 PCR Bank
Use this item to disable or enable the SHA256 Platform Conguration Register (PCR) bank
for the installed TPM device. The options are Disabled and Enabled.
Pending Operation
Use this item to schedule a TPM-related operation to be performed by a security device for system data integrity. Your system will reboot to carry out a pending TPM operation. The options are None and TPM Clear.
Platform Hierarchy
Use this item to disable or enable platform hierarchy for platform protection. The options are Disabled and Enabled.
Storage Hierarchy
Use this item to disable or enable storage hieararchy for cryptographic protection. The options are Disabled and Enabled.
Endorsement Hierarchy
Use this item to disable or enable endorsement hierarchy for privacy control. The options are Disabled and Enabled.
PH Randomization
Use this item to disable or enable Platform Hiearchy (PH) Randomization. The options are
Disabled and Enabled.
TXT Support
Intel Trusted Execution Technology (TXT) helps protect against software-based attacks and
ensures protection, condentiality, and integrity of data stored or created on the system. Use
this feature to enable or disable TXT Suppport. The options are Disable and Enable.
iSCSI Conguration
iSCSI Initiator Name
This feature allows the user to enter the unique name of the iSCSI Initiator in IQN format.
Once the name of the iSCSI Initiator is entered into the system, congure the proper settings
for the following items.
100
Loading...