MSI MS-7293 Schematic 0a

A

B

MS7293F1 Version:0A

C

D

E

TITLE

4 4

Cover Sheet

SHEET

1

CPU:

Intel LGA775

Block Diagram
PWR Map / CLOCK Map
GPIO/Memory/PCI/HW Config.

2

3

4

System Chipset:

PT890CE (North Bridge)
VT8237A (South Bridge)

Clock Gen .
Processor (LGA775)
North Bridge PT890CE

5

6-8

9-12

On Board Chipset:

CLOCK - ICS9LPR700B
LPC Super I/O - W83627EHG

3 3

MEM-DDRII SLOT 1 & 2
South Bridge VT8237A
PCI-Express Slot x16 & x1

13

14-16

17

BIOS - LPC ROM
Audio - VT1708
LAN - VT6103L
IEEE1394 - VT6308P

PCI SLOT 1 & 2
P-IDE & SATA
USB-Rear & Front Conn.
HD-Audio VT1708
LAN PHY VT-6103L

2 2

IEEE-1394_VT6308P

18

19

20

21

22

23

Main Memory:

single-channel - DDRII*2

Expansion Slots:

PCI Express X16 * 1
PCI 2.3 Slot * 2
PCI Express X1 * 1

Winbond & FDD & LPC & BIOS

24

FAN Control & COM Port

MS7 ACPI Controller
VRM10.1 Intersil 6566 3Phase
ATX Power Conn. / Front Panel
Holes / Decopuling

1 1

History

Manual Part

A

B

25

26

27

28

29

30

31

PWM ( VRM10.1 ) :

Intersil 6566 3Phase

C

Micro Star Restricted Secret

Micro Star Restricted Secret

Micro Star Restricted Secret

Title

Title

Title

Cover Sheet

Cover Sheet

Cover Sheet

Document Number

Document Number

Document Number

MICRO-STAR INT'L CO.,LTD.

MICRO-STAR INT'L CO.,LTD.

MICRO-STAR INT'L CO.,LTD.

No. 69, Li-De St, Jung-He City,

No. 69, Li-De St, Jung-He City,

No. 69, Li-De St, Jung-He City,
Taipei Hsien, Taiwan

Taipei Hsien, Taiwan

Taipei Hsien, Taiwan
http://www.msi.com.tw

http://www.msi.com.tw

D

http://www.msi.com.tw

MS-7293F1

MS-7293F1

MS-7293F1

Last Revision Date:

Last Revision Date:

Last Revision Date:

Sunday, March 19, 2006

Sunday, March 19, 2006

Sunday, March 19, 2006

Sheet

Sheet

Sheet

E

131

131

131

Rev

Rev

Rev

0A

0A

0A

of

of

of

Block Diagram

1

VRM 10.1

Intersil 6566

Intel LGA775 Processor

3-Phase PWM

FSB

2 DDRII
PCI-Express
X16

X16

single channel

DIMM

Modules

VIA - PT890CE

PCI-Express
X1

IDE Primary

A A

IDE Secondary

USB Port 0

USB Port 1

USB Port 2

USB Port 3

X1

UltraDMA 33/66/100

USB

VT8237A

V-Link

PCI BUS

PCI Slot
1 & 2

IEEE 1394
VT6308P

LPC Bus

USB Port 4

USB Port 5

USB Port 6

USB Port 7

HD Codec
VT-1708

AZ Link

LPC SIO
Winbond
83627EHG

Flash

Floopy

SATA 1 2LAN - VT6103L

1

Serial

Micro Star Restricted Secret

Micro Star Restricted Secret

Micro Star Restricted Secret

Title

Title

Title

Block Diagram

Block Diagram

Block Diagram

Document Number

Document Number

Document Number

MICRO-STAR INT'L CO.,LTD.

MICRO-STAR INT'L CO.,LTD.

MICRO-STAR INT'L CO.,LTD.

No. 69, Li-De St, Jung-He City,

No. 69, Li-De St, Jung-He City,

No. 69, Li-De St, Jung-He City,
Taipei Hsien, Taiwan

Taipei Hsien, Taiwan

Taipei Hsien, Taiwan
http://www.msi.com.tw

http://www.msi.com.tw

http://www.msi.com.tw

MS-7293F1

MS-7293F1

MS-7293F1

Last Revision Date:

Last Revision Date:

Last Revision Date:

Saturday, March 18, 2006

Saturday, March 18, 2006

Saturday, March 18, 2006

Sheet

Sheet

Sheet

Rev

Rev

Rev

0A

0A

0A

231

231

231

of

of

of

8

7

PT890CE PLATFORM CLOCK GENERATOR MAP

6

5

4

3

2

1

Intel LGA775 Processor

D D

CPU HOST
CLK

66MHZ
DCLKO
DCLKI

North Bridge

PT890CE

3.3V 5V 5VSB 12V

PT890CE PLATFORM POWER DELIVERY MAP

VRM

1.2V VREG

PROCESSOR VCCP

PROCESSOR 1.2V

PCI-E CLK

GUICLK-14.318MHZ

NORTH BRIDGE VCC3
NORTH BRIDGE VTT

PCI-E CLK

PCI-E CLK

C C

CLOCK GENERATOR

MEM CLK

PCI-E x16 Slot 1

PCI-E x1 Slot 2

DDRII DIMM Slot1,2

3VSB VREG

DDRII 1.8
VREG

1.5VSB
VREG

1.5V VREG

VTT 0.9V
VREG

NORTH BRIDGE NBVCC15
NORTH BRIDGE SYSEM MEM

1.8V VCC_DDR

NORTH BRIDGE RESUME 1.5V_SB

DDR DIMM1 / DIMM2 1.8V
DDR VTT 0.9V

14.318MHZ

66MHZ
48MHZ
25MHZ

Sorth Bridge

VT8237A

2.5V VREG

2.5VSB
VREG

SOUTH BRIDGE +2.5V
SOUTH BRIDGE VCC3
SOUTH BRIDGE RESUME 2.5V_SB
SOUTH BRIDGE RESUME VCC3_SB
SOUTH BRIDGE RTC 3.3V

B B

PCI CLK

PCI Slot 1&2

LAN-PHY VCC3_SB

PCI CLK

IEEE 1394

VT6308P

BIOS 3.3V

LPC SUPER I/O 3.3V

33MHZ

48MHZ

A A

25MHZ

8

PCI CLK

PCI CLK

7

FWH

Winbond

83627EHG

LAN PHY
VT6103L

Clock Gen. VCC3V

HD CODEC VDD5
VREG

6

5

4

DIMM Clock buffer 1.8V

3

Clock Gen.

HD CODEC +5VR

Micro Star Restricted Secret

Micro Star Restricted Secret

Micro Star Restricted Secret

Title

Title

Title

PWR Map / CLOCK Map

PWR Map / CLOCK Map

PWR Map / CLOCK Map

Document Number

Document Number

Document Number

MICRO-STAR INT'L CO.,LTD.

MICRO-STAR INT'L CO.,LTD.

MICRO-STAR INT'L CO.,LTD.

No. 69, Li-De St, Jung-He City,

No. 69, Li-De St, Jung-He City,

No. 69, Li-De St, Jung-He City,
Taipei Hsien, Taiwan

Taipei Hsien, Taiwan

Taipei Hsien, Taiwan
http://www.msi.com.tw

http://www.msi.com.tw

http://www.msi.com.tw

2

MS-7293F1

MS-7293F1

MS-7293F1

Last Revision Date:

Last Revision Date:

Last Revision Date:

Saturday, March 18, 2006

Saturday, March 18, 2006

Saturday, March 18, 2006

Sheet

Sheet

Sheet

Rev

Rev

Rev

0A

0A

0A

331

331

331

of

of

of

1

1

SB-VT8237A

FunctionPinGPIO Pin

GPI0
GPI1
PD_A0 W23
GPI4
GPIO26
GPIOA
GPIOC
GPIOB
GPIOD
GPIO28 AC08 SATA LED

GPI17 Y01 PEPMESCI#
GPI19 U23 PEHPSCI#

AE02
AC02

Trip#

Vlink auto compensation
AC01
AD01
AE05
AF05
AD05
AC06

ATADET1

ATADET0

HOST CLOCK

Auto mode

IOQ Depth

GTL pullup

Y04GPI18 OVT#

Power

VBATGPI0
VCC3_SB
VCC3
VCC3_SB
VCC3_SB
VCC3
VCC3
GND
GND
VCC5
VCC3_SB
VCC3_SB
VCC3_SB

PCI Config.

DEVICE

PIRQ#B

PCI Slot 1

PCI Slot 2

1394

PIRQ#C
PIRQ#D
PIRQ#A
PIRQ#C
PIRQ#D
PIRQ#A
PIRQ#B

PREQ#0
PGNT#0

PREQ#1
PGNT#1

PREQ#3PIRQ#D
PGNT#3

IDSEL

AD20

AD21

AD22

CLOCKREQ#/GNT#

PCICLK1

PCICLK2

1394_PCLK

CLK GEN PIN OUTMCP1 INT Pin

5

6

1

DDR DIMM Config.

LPC I/O W83627EHG

FunctionPinGPIO Pin

GP36
GP17
GP16
GP20

A A

GP21
VTIN2
VTIN3

VTIN1

BIOS_WP#

69

BIOS_RECOVERY#

121

CLEAR_PWD#

122

CPU_FAN_OUT

120

CPU_FAN_IN

119

THERMDA

103

CPU_TMP

102

SYS_FAN_OUT

116

SYS_FAN_IN

113

SYS_TMP

104

Power

VCC3
VCC3
VCC3_SB

DEVICE

DIMM 1

DIMM 2

10100000B

10100010B

PCI RESET DEVICE

Signals

PCIRST#

Source

SB
MS7

PCIRST#2

MS7
NB_RST# MS7 NB_RST#
HDRST#

MS7
Rsmrst# MS7 VT8237A

CLOCKADDRESS

MDCLKB0/B#0
MDCLKB1/B#1
MDCLKB2/B#2
MDCLKA0/A#0
MDCLKA1/A#1
MDCLKA2/A#2

Target
MS7
1394 & SPIO & BIOSPCIRST#1
PCI slot 1-2 & PCIE 1-2

Primary, Scondary IDE

CLK GEN PIN OUT

36/35
29/30
42/41
34/33
27/28
40/39

Micro Star Restricted Secret

Micro Star Restricted Secret

Micro Star Restricted Secret

Title

Title

Title

Document Number

Document Number

Document Number

1

GPIO/Memory/PCI/HW Config.

GPIO/Memory/PCI/HW Config.

GPIO/Memory/PCI/HW Config.

MS-7293F1

MS-7293F1

MS-7293F1

Last Revision Date:

Last Revision Date:

MICRO-STAR INT'L CO.,LTD.

MICRO-STAR INT'L CO.,LTD.

MICRO-STAR INT'L CO.,LTD.

No. 69, Li-De St, Jung-He City,

No. 69, Li-De St, Jung-He City,

No. 69, Li-De St, Jung-He City,
Taipei Hsien, Taiwan

Taipei Hsien, Taiwan

Taipei Hsien, Taiwan
http://www.msi.com.tw

http://www.msi.com.tw

http://www.msi.com.tw

Last Revision Date:
Sheet

Sheet

Sheet

Monday, March 20, 2006

Monday, March 20, 2006

Monday, March 20, 2006

431

431

431

Rev

Rev

Rev

0A

0A

0A

of

of

of

5

VCC3_SB

D D

0.1U/16V/Y5V/4

0.1U/16V/Y5V/4

0 = DESKTOP MODE

C C

1= 24MHz , 0 = 48MHz

EC21

EC21

X_22U/10V/1206/Y5V

X_22U/10V/1206/Y5V

0 = stoppable
1= free run

B B

A A

VCC3

R16

R16

0R/1206

0R/1206

R1

R1
X_0R/1206

C16

C16

MODE

SEL24_48

Sel_25

VCC3V Sel_25

VCC_DDR

X_0R/1206

C18

C18

0.1U/16V/Y5V/4

0.1U/16V/Y5V/4

0.1U/16V/Y5V/4

0.1U/16V/Y5V/4

VCC3V

C559

C559
10U/10V/Y5V/8

10U/10V/Y5V/8

R39 4.7K/4R39 4.7K/4
R40 X_4.7K/4R40 X_4.7K/4

CP1

CP1

X_COPPER

X_COPPER

EC77

EC77
22U/10V/Y5V/1206

22U/10V/Y5V/1206

0.1U/16V/Y5V/4

0.1U/16V/Y5V/4

5

C4

C4

0.1U/16V/Y5V/4

0.1U/16V/Y5V/4

0.1U/16V/Y5V/4

0.1U/16V/Y5V/4

GUICK12

SB14MHZ15

1394_PCLK23
FWH_PCLK24
SIO_PCLK24

PCICLK118
PCICLK218

SB_PCLK16

USBCLK14

SIO48M24

SMBCK13,15,17,24,26
SMBDT13,15,17,24,26

FP_RST#28

SB_25MHZ15
LAN_25MHZ22

MCLKOT10

MCLKOC10

MCLKIT10

C52

C52

C6

C6

C5

C5

MCLKIT

X_C5P50N0402

X_C5P50N0402

VDD1.8

C53

C53

C54

C54

0.1U/16V/Y5V/4

0.1U/16V/Y5V/4

0.1U/16V/Y5V/4

0.1U/16V/Y5V/4

C7

C7

0.1U/16V/Y5V/4

0.1U/16V/Y5V/4

GUICK
SB14MHZ

VCC3V

VCC3V

MCLKOT

MCLKOC

R42 22R/4R42 22R/4

C42

C42

X_C5P50N0402

X_C5P50N0402

56P/50V/NPO/6C1 56P/50V/NPO/6C1

56P/50V/NPO/6C14 56P/50V/NPO/6C14

C20

C20

C19

C19

0.1U/16V/Y5V/4

0.1U/16V/Y5V/4

0.1U/16V/Y5V/4

0.1U/16V/Y5V/4

R6 22R/4R6 22R/4
R8 22R/4R8 22R/4
R19 1K/4R19 1K/4

R21 22R/4R21 22R/4
R22 22R/4R22 22R/4
R23 22R/4R23 22R/4
R10 22R/4R10 22R/4
R11 22R/4R11 22R/4
R24 22R/4R24 22R/4

R12 22R/4R12 22R/4
R13 22R/4R13 22R/4
R25 1K/4R25 1K/4

R27 X_4.7KR/4R27 X_4.7KR/4
R14 33R/4R14 33R/4

R29 33R/4R29 33R/4

R31 X_4.7KR/4R31 X_4.7KR/4

R33 0R/4R33 0R/4

R34 33R/4R34 33R/4
R35 33R/4R35 33R/4

C43

C43

VCCP

C8

C8

0.1U/16V/Y5V/4

0.1U/16V/Y5V/4

VttPwrGD

VCC3V

VDD1.8

R41 200R/4R41 200R/4

R49 1K/4R49 1K/4

4

Y114.318MHZ32P_D Y114.318MHZ32P_D

MODE

MODE

FSLCFSLC

FSLA
SEL24_48

Sel_25

C44

C44

X_C5P50N0402

X_C5P50N0402

4

U1

U1

60

X1

59

X2

61

VDDREF

4

VDDPCI

23

VDD

17

VDD48

8

VDDAGP

58

VDDPCIEX

46

VDDCPU

63

REF0_2x/Mode**

62

REF1/(PECLKREQ#)*

1

FSLC/PCICLK0_2x

2

*(PCI_STOP#)/PCICLK1_2x

5

PCICLK2_2x

6

PCICLK3_2x

7

PCICLK4_F

15

FSLA/USB_48MHZ

16

*Sel24_48#/24_48MHz

50

SCLK

49

SDATA

18

vtt_pwrGd/PD#/WOL_STOP#

13

RESET_IN#/RESET#

21

VDD25MHZ

20

25Mhz_1F

19

*Freerun/25Mhz_0

31

VDD2.5/1.8

38

VDD2.5/1.8_1

24

BUF_INT

25

BUF_INC

26

FB_OUTT

ICS9LPR700B

ICS9LPR700B

R47

R47

10K/4

10K/4

Q1

Q1

R99 1K/4R99 1K/4

2N3904_SOT23

2N3904_SOT23

CPUT0
CPUC0

CPUT1
CPUC1

PCIEXT0
PCIEXC0

PCIEXT1
PCIEXC1

PCIEXT2
PCIEXC2

**Sync/AGPCLK0_2x_F

FSLB/AGPCLK1_F

*(CPU_SIOP#)/AGPCLK2

GND
GND1
GND2
GND3
GND4

GND5
GND6
GND7
GND8

DDRT0
DDRC0

DDRT1
DDRC1

DDRT2
DDRC2

DDRT3
DDRC3

DDRT4
DDRC4

DDRT5
DDRC5

VCC3VCC3

3

48
47

45
44

57
56

55
54

52
51

10
11
12

3
14
9
53
64

22
32
43
37

27
28

29
30

34
33

36
35

40
39

42
41

R48

R48

10K/4

10K/4

VttPwrGD

Q2

Q2

2N3904_SOT23

2N3904_SOT23

3

RCPUCLK
RCPUCLK#

RNBHCLKVCC3V
RNBHCLK#

RPECLK1
RPECLK1#

RPECLK2
RPECLK2#

RPECLK_NB
RPECLK_NB#

R15 33R/4R15 33R/4
R17 33R/4R17 33R/4

R2 33R/4R2 33R/4
R3 33R/4R3 33R/4

R18 33R/4R18 33R/4
R4 33R/4R4 33R/4

R5 33R/4R5 33R/4
R7 33R/4R7 33R/4

R9 33R/4R9 33R/4
R20 33R/4R20 33R/4

CPUCLK
CPUCLK#

NBHCLK
NBHCLK#

PECLK1
PECLK1#

PECLK2
PECLK2#

PECLK_NB
PECLK_NB#

Ce = 2 CL - Ci - Cs
= ( 2 x 32 ) - 5 - 3
= 56

PCIEAS

FSLB

R26 22R/4R26 22R/4
R28 22R/4R28 22R/4

VCLK
GCLK_NB

PCIE_A/S MODE

PCI-e clock 1= Sync / 0 = Async mode

R30 4.7K/4R30 4.7K/4
R32 X_4.7KR/4R32 X_4.7KR/4

DCLKA1

DCLKA#1

DCLKB1

DCLKB#1

DCLKA0

DCLKA#0

DCLKB0

DCLKB#0

DCLKA2

DCLKA#2

DCLKB2

DCLKB#2

VCLK 16
GCLK_NB 11

VCC3V

DCLKA#0
DCLKA0
DCLKB1
DCLKB#1

DCLKA1
DCLKA#1
DCLKB#0
DCLKB0

DCLKB2
DCLKB#2
DCLKA2
DCLKA#2

CPUCLK 6
CPUCLK# 6

NBHCLK 9
NBHCLK# 9

PECLK1 17
PECLK1# 17

PECLK2 17
PECLK2# 17

PECLK_NB 11
PECLK_NB# 11

RN1

RN1

1
3
5
7

10R/8P4R/4

10R/8P4R/4

R43 10R/4R43 10R/4
R44 10R/4R44 10R/4
R45 10R/4R45 10R/4
R46 10R/4R46 10R/4

RN2

RN2

1
3
5
7

10R/8P4R/4

10R/8P4R/4

2

CLOCK STRAPPING

FSLA

R37 10K/4R37 10K/4

FSLB

R36 10K/4R36 10K/4

FSLC

R38 10K/4R38 10K/4

MDCLKA#0

2
4
6
8

MDCLKB2

2

MDCLKB#2

4

MDCLKA2

6

MDCLKA#2

8

2

MDCLKA0
MDCLKB1
MDCLKB#1

MDCLKA1
MDCLKA#1
MDCLKB#0
MDCLKB0

MDCLKA#0 13
MDCLKA0 13
MDCLKB1 13
MDCLKB#1 13

MDCLKA1 13
MDCLKA#1 13
MDCLKB#0 13
MDCLKB0 13

MDCLKB2 13
MDCLKB#2 13
MDCLKA2 13
MDCLKA#2 13

CPUCLK
CPUCLK#

NBHCLK
NBHCLK#

PECLK1
PECLK1#
PECLK2
PECLK2#

PECLK_NB
PECLK_NB#

VCLK
GCLK_NB

SB_PCLK
PCICLK1

PCICLK2
FWH_PCLK

SIO_PCLK
1394_PCLK
LAN_25MHZ

SB_25MHZ
SIO48M

USBCLK
GUICK

SB14MHZ

BSEL0
BSEL1
BSEL2

Micro Star Restricted Secret

Micro Star Restricted Secret

Micro Star Restricted Secret

Title

Title

Title

Clock Gen .

Clock Gen .

Clock Gen .

Document Number

Document Number

Document Number

MICRO-STAR INT'L CO.,LTD.

MICRO-STAR INT'L CO.,LTD.

MICRO-STAR INT'L CO.,LTD.

No. 69, Li-De St, Jung-He City,

No. 69, Li-De St, Jung-He City,

No. 69, Li-De St, Jung-He City,
Taipei Hsien, Taiwan

Taipei Hsien, Taiwan

Taipei Hsien, Taiwan
http://www.msi.com.tw

http://www.msi.com.tw

http://www.msi.com.tw

BSEL0 6
BSEL1 6
BSEL2 6

1

MDCLKA#2
MDCLKA2
MDCLKA#1
MDCLKA1

MDCLKA0
MDCLKA#0
MDCLKB0
MDCLKB#0

MDCLKB#2
MDCLKB2
MDCLKB#1
MDCLKB1

MS-7293F1

MS-7293F1

MS-7293F1

C36 X_10P50N04C36 X_10P50N04
C37 X_10P50N04C37 X_10P50N04
C39 X_10P50N04C39 X_10P50N04
C38 X_10P50N04C38 X_10P50N04

C40 X_10P50N04C40 X_10P50N04
C41 X_10P50N04C41 X_10P50N04
C45 X_10P50N04C45 X_10P50N04
C46 X_10P50N04C46 X_10P50N04

C47 X_10P50N04C47 X_10P50N04
C48 X_10P50N04C48 X_10P50N04
C49 X_10P50N04C49 X_10P50N04
C50 X_10P50N04C50 X_10P50N04

Last Revision Date:

Last Revision Date:

Last Revision Date:

Monday, March 20, 2006

Monday, March 20, 2006

Monday, March 20, 2006

Sheet

Sheet

Sheet

1

C3 X_10P50N04C3 X_10P50N04
C2 X_10P50N04C2 X_10P50N04

C15 X_10P50N04C15 X_10P50N04
C17 X_10P50N04C17 X_10P50N04

C9 X_10P50N04C9 X_10P50N04
C10 X_10P50N04C10 X_10P50N04
C21 X_10P50N04C21 X_10P50N04
C22 X_10P50N04C22 X_10P50N04

C11 X_10P50N04C11 X_10P50N04
C23 X_10P50N04C23 X_10P50N04

C24 X_10P50N04C24 X_10P50N04
C26 X_10P50N04C26 X_10P50N04

C25 X_10P50N04C25 X_10P50N04
C28 X_10P50N04C28 X_10P50N04

C27 X_10P50N04C27 X_10P50N04
C29 X_10P50N04C29 X_10P50N04

C30 X_10P50N04C30 X_10P50N04
C12 X_10P50N04C12 X_10P50N04
C13 X_10P50N04C13 X_10P50N04

C31 X_10P50N04C31 X_10P50N04
C33 X_10P50N04C33 X_10P50N04

C32 X_10P50N04C32 X_10P50N04
C34 X_10P50N04C34 X_10P50N04

C35 X_10P50N04C35 X_10P50N04

Rev

Rev

Rev

0A

0A

0A

of

531

of

531

of

531

8

D D

HDBI#[0..3]9

HDBI#0
HDBI#1
HDBI#2
HDBI#3

T3T3

HIERR#7

FERR#7,16

STPCLK#16

HINIT#16,24

HDBSY#9
HDRDY#9
HTRDY#9

HADS#9

HLOCK#9

C C

15 // 10 / 10 / 10 //15

SLP#16

VTT_OUT_RIGHT

B B

A A

V_FSB_VTT

RN8

RN8

470R/8P4R/4

470R/8P4R/4

1
3
5
7

HBNR#9

HBPRI#9

HDEFER#9

THERMDA24
THERMDC24

PROCHOT#7

IGNNE#16

SLP#

C57 X_C0.1U16Y0402C57 X_C0.1U16Y0402

R65 62R/4R65 62R/4

T4T4

CPU_GD7,26

CPURST#7,9

HD#[0..63]9

FSBSEL RESISTOR CAN BE REMOVED IF ONLY TEJAS
AND CEDAR MILL ARE SUPPORTED

BSEL1

2

BSEL2

4

BSEL0

6
8

8

HIT#9

HITM#9

SMI#16

A20M#16

R59 0R/4R59 0R/4

BSEL1 5
BSEL2 5
BSEL0 5

FERR#
STPCLK#

HINIT#

H_TDI
H_TDO
H_TMS
H_TRST#
H_TCK

THERMTRIP#
PROCHOT#

IGNNE#
SMI#
A20M#
SSLP#

CPU_BOOT

BSEL0
BSEL1
BSEL2

HD#63
HD#62
HD#61
HD#60 H_TDO
HD#59
HD#58
HD#57
HD#56
HD#55
HD#54

7

CPU SIGNAL BLOCK

HA#[3..31]9

HA#29

HA#30

HA#31

AJ6

AJ5

AH5

AH4

AG5

AG4

G11
D19
C20

AB2
AB3

AD3

AD1
AF1
AC1
AG1
AE1
AL1
AK1

AE8
AL2

AH2
AE6
G10

D16
A20

AA2
G29

H30
G30

G23
B22

A22
A19
B19
B21
C21
B18
A17
B16
C18

A8

F2

R3

M3

P3

H4

B2

C1

E3

D2
C3
C2
D4

E4
G8
G7

M2

N2

P2

K3

L2

N5
C9

Y1

V2

N1

CPU1A

CPU1A

DBI0#
DBI1#
DBI2#
DBI3#

EDRDY#
IERR#
MCERR#
FERR#/PBE#
STPCLK#
BINIT#
INIT#
RSP#

DBSY#
DRDY#
TRDY#

ADS#
LOCK#
BNR#
HIT#
HITM#
BPRI#
DEFER#

TDI
TDO
TMS
TRST#
TCK
THERMDA
THERMDC
THERMTRIP#
GND/SKTOCC#
PROCHOT#
IGNNE#
SMI#
A20M#
SLP#

RSVD
RESERVED0
RESERVED1
RESERVED2
RESERVED3
RESERVED4
RESERVED5

BOOTSELECT
LL_ID0
LL_ID1

BSEL0
BSEL1
BSEL2

PWRGOOD
RESET#
D63#

D62#
D61#
D60#
D59#
D58#
D57#
D56#
D55#
D54#

D53#

B15

HD#53

7

D52#

C14

HD#52

HD#51

C15

D51#

D50#

A14

HD#50

D49#

D17

HD#48

HD#49

A35#

D48#

D20

A34#

D47#

G22

HD#46

HD#47

D22

A33#

D46#

E22

HD#45

A32#

D45#

G21

HD#44

A31#

D44#

F21

HD#43

AG6

A30#

D43#

E21

HD#42

HA#28

AF4

A29#

D42#

F20

HD#41

HA#27

AF5

A28#

D41#

E19

HD#40

HA#26

AB4

A27#

D40#

E18

HD#39

HA#25

AC5

A26#

D39#

F18

HD#38

6

HA#22

HA#24

HA#23

HA#20

HA#19

HA#21

AB5

AA5

AD6

AA4

A25#

A24#

A23#

A22#

A21#

A20#Y4A19#Y6A18#W6A17#

D38#

D37#

D36#

D35#

D34#

D33#

F17

E16

E15

G17

G18

G16

HD#34

HD#33

HD#37

HD#32

HD#36

HD#35

N12-7750020-A10

6

HA#18

HA#16

HA#15

HA#17

AB6

A16#W5A15#V4A14#V5A13#U4A12#U5A11#T4A10#

D32#

D31#

D30#

D29#

F15

F14

G15

G14

HD#29

HD#31

HD#28

HD#30

HA#14

D28#

G13

HD#27

HA#13

D27#

E13

HD#26

HA#12

D26#

D13

HD#25

HA#11

D25#

F12

HD#24

HA#10

HA#8

HA#7

HA#9

U6

A9#T5A8#R4A7#M4A6#L4A5#M5A4#P6A3#

D24#

D23#

D22#

D21#

F11

E10

D10

HD#20

HD#23

HD#21

HD#22

5

HA#5

HA#3

HA#6

HA#4

L5

AC2

D20#D7D19#E9D18#F9D17#F8D16#G9D15#

D11

C12

HD#17

HD#18

HD#14

HD#19

HD#16

HD#15

5

R50 62R/4R50 62R/4

AN3

AN4

AN5

DBR#

RSVD

RSVD

VCC_SENSE

D14#

D13#

D12#D8D11#

D10#

B12

B10

C11

HD#11

HD#13

HD#10

HD#12

VTT_OUT_RIGHT

AN6

AJ3

AK3

ITP_CLK1

ITP_CLK0

VSS_SENSE

D9#

D8#

D7#A7D6#B7D5#B6D4#A5D3#C6D2#A4D1#C5D0#

A11

A10

HD#5

HD#9

HD#6

HD#7

HD#8

HD#4

T1T1

VID6

AM5

VID6#

HD#3

VID5

AL4

HD#2

VID2

VID3

VID4

AK4

AL6

AM3

VID5#

VID4#

VID3#

VID2#

GTLREF0

BPM5#
BPM4#
BPM3#
BPM2#
BPM1#
BPM0#

PCREQ#

REQ4#
REQ3#
REQ2#
REQ1#
REQ0#

TESTHI12
TESTHI11
TESTHI10

TESTHI9
TESTHI8
TESTHI7
TESTHI6
TESTHI5
TESTHI4
TESTHI3
TESTHI2
TESTHI1
TESTHI0

BCLK1#
BCLK0#

COMP3
COMP2
COMP1
COMP0

ADSTB1#
ADSTB0#
DSTBP3#
DSTBP2#
DSTBP1#

DSTBP0#
DSTBN3#
DSTBN2#
DSTBN1#
DSTBN0#

LINT1/NMI

LINT0/INTR

B4

ZIF-SOCK775-15u

ZIF-SOCK775-15u

HD#1

HD#0

4

VID5 27
VID4 27
VID3 27
VID2 27
VID1 27
VID0 27

VID1

VID0VID0

AL5

AM2

VID1#

VID0#

H1

AG3
AF2
AG2
AD2
AJ1
AJ2

G5
J6
K6
M6
J5
K4

W2
P1
H5
G4
G3
F24
G24
G26
G27
G25
F25
W3
F26
AK6

RSVD

G6

RSVD

G28
F28

A3

RS2#

F5

RS1#

B3

RS0#

U3

AP1#

U2

AP0#

F3

BR0#

R1
G2
T1
A13

J17

DP3#

H16

DP2#

H15

DP1#

J16

DP0#

AD5
R6
C17
G19
E12
B9
A16
G20
G12
C8

L1
K1

R73

R73

62R/4

62R/4

THERMTRIP#

Q4 X_2N3904_SOT23Q4 X_2N3904_SOT23

4

VCC_VRM_SENSE 27

R465 , R467

EC1

EC1
X_22U/6.3V/X5R/1206/B

X_22U/6.3V/X5R/1206/B

VSS_VRM_SENSE 27

CPU_GTLREF0

H_BPM#5
H_BPM#4
H_BPM#3
H_BPM#2
H_BPM#1
H_BPM#0

HREQ#4
HREQ#3
HREQ#2
HREQ#1
HREQ#0

H_TESTHI12
H_TESTHI11
H_TESTHI10
H_TESTHI9
H_TESTHI8

H_TESTHI2_7
H_TESTHI1
H_TESTHI0
RSVD_AK6
RSVD_G6

HRS#2
HRS#1
HRS#0

HBR#0
H_COMP3

H_COMP2
H_COMP1
H_COMP0

NMI_SB
INTR

V_FSB_VTT

R74

R74
X_2.7K/6

X_2.7K/6

AP339E

VID1
VID2
VID3
VID4
VID0
VID5

CPU_GTLREF0 7

T2T2

HREQ#[0..4] 9

R60 62R/4R60 62R/4

R57 62R/4R57 62R/4
R62 62R/4R62 62R/4
R61 62R/4R61 62R/4
R58 120R/4R58 120R/4
R63 X_62R/4R63 X_62R/4

CPUCLK# 5
CPUCLK 5

HRS#[0..2] 9

-HAP1 9
HBR#0 7,9

R66 60.4R/1%/4R66 60.4R/1%/4
R68 60.4R/1%/4R68 60.4R/1%/4
R67 60.4R/1%/4R67 60.4R/1%/4
R69 60.4R/1%/4R69 60.4R/1%/4

HADSTB#1 9
HADSTB#0 9
HDSTBP#3 9
HDSTBP#2 9
HDSTBP#1 9
HDSTBP#0 9
HDSTBN#3 9
HDSTBN#2 9
HDSTBN#1 9
HDSTBN#0 9

NMI_SB 16
INTR 16

3

VID PULL-HI

VTT_OUT_RIGHT

R51 680R/4R51 680R/4
R53 680R/4R53 680R/4
R52 680R/4R52 680R/4
R54 680R/4R54 680R/4
R56 680R/4R56 680R/4
R55 680R/4R55 680R/4

RN3 62R/8P4R/4RN3 62R/8P4R/4

SMI#
IGNNE#

STPCLK#
SSLP#
NMI_SB
A20M#
INTR

RN4 62R/8P4R/4RN4 62R/8P4R/4

H_TESTHI10
H_TESTHI12
H_TESTHI9
H_TESTHI11

VTT_OUT_LEFT

V_FSB_VTT

VTT_OUT_RIGHT

C58 0.1U/16V/Y5V/4C58 0.1U/16V/Y5V/4
C59 0.1U/16V/Y5V/4C59 0.1U/16V/Y5V/4

TRIP# 15

3

1

2

3

4

5

6

7

8

1

2

3

4

5

6

7

8

RN5

RN5

1

2

3

4

5

6

7

8

62R/8P4R/4

62R/8P4R/4

C55

C55

0.1U/16V/Y5V/4

0.1U/16V/Y5V/4

VCCP

VTT_OUT_RIGHT

2

VCC3

VCC3

R534

R534

110R/1%/4

110R/1%/4

R532

R532

61.9R/1%/4

61.9R/1%/4

VTT_OUT_RIGHT

VTT_OUT_LEFT

R64

R64

2.2K/4

2.2K/4

THERMTRIP#

C56

C56

0.1U/16V/Y5V/4

0.1U/16V/Y5V/4

RN6 62R/8P4R/4RN6 62R/8P4R/4

1
3
5
7
1
3
5
7

R70 62R/4R70 62R/4
R71 27R/4R71 27R/4
R72 680R/4R72 680R/4

B

VTT_OUT_RIGHT 7,8

VTT_OUT_LEFT 7,8

CE

Q3

Q3

2N3904_SOT23

2N3904_SOT23

2
4
6
8
2

RN7

RN7

4

62R/8P4R/4

62R/8P4R/4

6
8

PLACE BPM TERMINATION NEAR CPU

Micro Star Restricted Secret

Micro Star Restricted Secret

Micro Star Restricted Secret

Title

Title

Title

Intel LGA775 - Signals

Intel LGA775 - Signals

Intel LGA775 - Signals

Document Number

Document Number

Document Number

MICRO-STAR INT'L CO.,LTD.

MICRO-STAR INT'L CO.,LTD.

MICRO-STAR INT'L CO.,LTD.

No. 69, Li-De St, Jung-He City,

No. 69, Li-De St, Jung-He City,

No. 69, Li-De St, Jung-He City,
Taipei Hsien, Taiwan

Taipei Hsien, Taiwan

Taipei Hsien, Taiwan
http://www.msi.com.tw

http://www.msi.com.tw

http://www.msi.com.tw

2

R533

R533

249R/1%/4

249R/1%/4

Q52

Q52
2N7002_SOT23

2N7002_SOT23

H_TESTHI0

C544

C544

0.1U/16V/Y5V/4

0.1U/16V/Y5V/4

RSMRST# 16,26,28

H_BPM#3
H_BPM#5
H_BPM#1
H_BPM#0
H_TMS
H_BPM#2
H_TDI
H_BPM#4

H_TCK
H_TRST#

MS-7293F1

MS-7293F1

MS-7293F1

Last Revision Date:

Last Revision Date:

Last Revision Date:
Sheet

Sheet

Sheet

1

GTLREF_SEL 8,9

Saturday, March 18, 2006

Saturday, March 18, 2006

Saturday, March 18, 2006

631

631

631

of

of

of

1

Rev

Rev

Rev

0A

0A

0A

8

VCCP

AG19

AG18

AG15

AG14

AG12

AG11

AF9

AF8

AF22

AF21

CPU1B

AF19
AF18
AF15
AF14
AF12
AF11

AE9
AE23
AE22
AE21
AE19
AE18
AE15
AE14
AE12
AE11

AD8
AD30
AD29
AD28
AD27
AD26
AD25
AD24
AD23

AC8
AC30
AC29
AC28
AC27
AC26
AC25
AC24
AC23

AB8

AA8

VCCP

CPU1B

VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

Y8

Y30

Y23

Y24

Y25

Y26

Y27

Y28

Y29

VCCP

D D

C C

VCC

VCCW8VCC

AG21

VCC

VCC

W30

AG22

VCC

VCC

W29

AG25

VCC

VCC

W28

AG26

VCC

VCC

W27

AG27

VCC

VCC

W26

7

AG28

VCC

VCC

W25

AG29

VCC

VCC

W24

AG30

VCC

W23

AG8

VCC

AG9

VCC

VCCU8VCCV8VCC

AH11

VCC

VCC

U30

AH12

VCC

VCC

U29

AH14

VCC

VCC

U28

AH15

VCC

VCC

U27

AH18

VCC

VCC

U26

AH19

VCC

VCC

U25

AH21

VCC

VCC

U24

AH22

VCC

U23

AH25

VCC

VCCT8VCC

AH26

VCC

VCC

T30

AH27

VCC

VCC

T29

AH28

VCC

VCC

T28

AH29

VCC

VCC

T27

AH30

VCC

VCC

T26

AH8

T25

VCC

VCC

AH9

T24

VCC

VCC

AJ11

T23

6

VCC

AJ12

VCC

AJ14

VCC

AJ15

VCC

VCCN8VCCP8VCCR8VCC

AJ18

N30

VCC

VCC

AJ19

N29

VCC

VCC

AJ21

N28

VCC

VCC

AJ22

N27

VCC

VCC

AJ25

N26

VCC

VCC

AJ26

N25

VCC

VCC

AJ8

N24

VCC

VCC

AJ9

N23

VCC

AK11

VCC

VCCM8VCC

AK12

VCC

VCC

M30

AK14

VCC

VCC

M29

AK15

VCC

VCC

M28

AK18

VCC

VCC

M27

AK19

VCC

VCC

M26

AK21

VCC

VCC

M25

AK22

VCC

VCC

M24

AK25

VCC

M23

AK26

5

VCC

AK8

VCC

VCCK8VCCL8VCC

AK9

K30

VCC

VCC

AL11

K29

VCC

VCC

AL12

VCC

VCC

K28

AL14

VCC

VCC

K27

AL15

K26

VCC

VCC

AL18

VCC

VCC

K25

AL19

VCC

VCC

K24

AL21

VCC

K23

AL22

VCC

AL25

VCC

VCCJ8VCCJ9VCC

AL26

J30

VCC

VCC

AL29

VCC

VCC

J29

AL30

VCC

VCC

J28

4

AL8

AL9

AM11

AM12

AM14

AM15

AM18

AM19

AM21

AM22

AM25

AM26

AM29

AM30

AM8

AM9

AN11

AN12

AN14

AN15

AN18

AN19

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

RSVD/VTT_PKGSENSE

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

J10

J11

J12

J13

J14

J15

J18

J19

J20

J21

J22

J23

J24

J25

J26

J27

AN9

AN8

AN30

AN29

AN26

AN25

AN21

AN22

VCC

VCC

VCC

VCC-IOPLL

VTTPWRGD

VTT_OUT
VTT_OUT

VTT_SEL

VCC

HS11HS22HS33HS4

VCCA
VSSA
RSVD

VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT

4

3

A23
B23
D23
C23

A25
A26
A27
A28
A29
A30
B25
B26
B27
B28
B29
B30
C25
C26
C27
C28
C29
C30
D25
D26
D27
D28
D29
D30

VTT_PWG

AM6

VTT_OUT_RIGHT

AA1

VTT_OUT_LEFT

J1
F27

F29

ZIF-SOCK775-15u

ZIF-SOCK775-15u

H_VCCA
H_VSSA

H_VCCA

VTT_SEL

V_FSB_VTT

CAPS FOR FSB GENERIC

T12T12

2

C60 0.1U/16V/Y5V/4C60 0.1U/16V/Y5V/4
C61 1U/16V/Y5V/6C61 1U/16V/Y5V/6
C62 10U/10V/Y5V/8C62 10U/10V/Y5V/8
C63 X_10U10Y/8C63 X_10U10Y/8

1

N12-7750020-A10

VTT_OUT_RIGHT CPU_GTLREF0

B B

VTT_OUT_RIGHT CPU_GTLREF1

R76 124R/1%/4R76 124R/1%/4

R79 124R/1%/4R79 124R/1%/4

R78

R78

210R/1%/4

210R/1%/4

R81

R81

210R/1%/4

210R/1%/4

R77 10R/4R77 10R/4

C64

C64

1U/16V/Y5V/6

1U/16V/Y5V/6

R80 10R/4R80 10R/4

C69

C69

1U/16V/Y5V/6

1U/16V/Y5V/6

C65

C65

220P/50V/NPO/4

220P/50V/NPO/4

C70

C70

220P/50V/NPO/4

220P/50V/NPO/4

CPU_GTLREF0 6

V_FSB_VTT

CPU_GTLREF1 8

CPU_GTLREF = 0.63 * VTT

VTT_OUT_RIGHT6,8

VTT_OUT_LEFT6,8

A A

8

VTT_OUT_RIGHT

VTT_OUT_LEFT

V_FSB_VTT

RN9

RN9

1
3
5
7

62R/8P4R/4

62R/8P4R/4

R82 120R/4R82 120R/4

R83 100R/4R83 100R/4
R85 62R/4R85 62R/4
R84 62R/4R84 62R/4

2
4
6
8

7

FERR#
HIERR#

PROCHOT#

CPU_GD
HBR#0
CPURST#

PROCHOT# 6

CPU_GD 6,26
HBR#0 6,9
CPURST# 6,9

FERR# 6,16
HIERR# 6

VTT_OUT_RIGHT

VCC5_SB

R87

R87

1K/4

1K/4

VID_GD#26,27

6

5

R88

R88

1K/4

1K/4

PLACE COMPONENTS AS CLOSE AS POSSIBLE TO PROCESSOR SOCKET
TRACE WIDTH TO CAPS MUST BE SMALLER THAN 12MILS

L1

L1

10uH/125mA/8

10uH/125mA/8

L2

L2

10uH/125mA/8

10uH/125mA/8

4

R86

R86

680R/4

680R/4

Q5

Q5
2N3904_SOT23

2N3904_SOT23

C66

C66
X_C1U16Y/6

X_C1U16Y/6

VTT_PWG SPEC :
High > 0.9V
Low < 0.3V
Trise < 150ns

VTT_PWG

C67

C67
10U/10V/Y5V/1206

10U/10V/Y5V/1206

3

C68

C68
10U/10V/Y5V/1206

10U/10V/Y5V/1206

H_VCCA

H_VSSA

Micro Star Restricted Secret

Micro Star Restricted Secret

Micro Star Restricted Secret

Title

Title

Title

Intel LGA775 - Power

Intel LGA775 - Power

Intel LGA775 - Power

Document Number

Document Number

Document Number

MICRO-STAR INT'L CO.,LTD.

MICRO-STAR INT'L CO.,LTD.

MICRO-STAR INT'L CO.,LTD.

No. 69, Li-De St, Jung-He City,

No. 69, Li-De St, Jung-He City,

No. 69, Li-De St, Jung-He City,
Taipei Hsien, Taiwan

Taipei Hsien, Taiwan

Taipei Hsien, Taiwan
http://www.msi.com.tw

http://www.msi.com.tw

http://www.msi.com.tw

2

MS-7293F1

MS-7293F1

MS-7293F1

Last Revision Date:

Last Revision Date:

Last Revision Date:

Tuesday, March 14, 2006

Tuesday, March 14, 2006

Tuesday, March 14, 2006

Sheet

Sheet

Sheet

Rev

Rev

Rev

0A

0A

0A

731

731

731

of

of

of

1

8

7

6

5

4

3

2

1

B13

RSVDF6RSVD

VSS

VSS

AF27

COMP4

H2

J2

COMP4

GTLVREF1

VSS

VSS

AF28

AF29

GTLVREF_NB
CPU_GTLREF1

COMP5

P5

T2

RSVDJ3RSVDN4RSVD

COMP5

VSS

VSS

VSS

VSS

AF3

AF6

AF7

AF30

GTLVREF_NB 9
CPU_GTLREF1 7

MSID1

MSID0

COMP6

W1

Y3

VSSY7VSSY5VSSY2VSSW7VSSW4VSSV7VSSV6VSS

MSID1V1MSID0

COMP6

VSS

VSS

VSS

VSS

VSS

VSS

VSS

AG10

AG13

AG16

AG17

AG20

AG23

AG24

AG7

VSS

V30

V29

V28

V27

V26

V25

V24

V23

VSSV3VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSSU7VSSU1VSST7VSST6VSST3VSSR7VSSR5VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

AH1

AH10

AH13

AH3

AH6

AH7

AJ10

AJ13

AJ16

AH16

AH17

AH20

AH23

AH24

AJ17

AJ20

VSS

AJ23

VSS

AJ24

VSS

AJ27

VSS

R30

R29

R28

R27

R26

R25

R24

R23

P30

P29

P28

P27

P26

P25

P24

P23

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSSR2VSSP7VSSP4VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSSN7VSSN6VSSN3VSSM7VSSM1VSSL7VSSL6VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

AJ4

AJ7

AJ28

AJ29

AJ30

AK2

AK10

AK13

AK16

AK17

AK20

AK23

AK5

AK7

AL10

AL13

AK24

AK27

AK28

AK29

AL16

AK30

AL17

VSS

AL20

VSS

AL23

VSS

AL24

VSS

AL27

VSS

L30

AL28

VSS

VSSL3VSS

VSS

AL3

L29

AL7

VSS

L28

VSS

VSS

AM1

L27

AM10

VSS

VSS

L26

VSS

VSS

AM13

L25

AM16

VSS

VSS

L24

AM17

VSS

VSS

L23

AM20

VSS

VSS

K5

VSSK7VSS

VSS

AM23

AM24

VSS

K2

VSS

VSS

VSS

VID7#

AM4

AM7

AM27

AM28

VSS

VSS

VSS

AN1

AN10

AN13

R531 0R/4R531 0R/4

H29

H25

H26

H27

H28

VSS

VSS

VSS

VSS

VSSH3VSSH6VSSH7VSSH8VSSH9VSSJ4VSSJ7VSS

GTLREF_SEL

VSS

VSS

VSS

VSS

VSS

VSS

AN2

AN16

AN17

AN20

AN23

AN24

H24

AN27

VSS

VSS

H23

AN28

VSS

VSS

H22

AN7

H21

VSS

VID_SELECT

H20

VSS

VSS

VSSB1VSS

B11

H19

VSS

VSS

B14

GTLREF_SEL 6,9

H17

H18

VSS

VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

ZIF-SOCK775-15u

ZIF-SOCK775-15u

H14
H13
H12
H11
H10
G1
F7
F4
F22
F19
F16
F13
F10
E8
E29
E28
E27
E26
E25
E20
E2
E17
E14
E11
D9
D6
D5
D3
D24
D21
D18
D15
D12
C7
C4
C24
C22
C19
C16
C13
C10
B8
B5
B24
B20
B17

R94 0R/4R94 0R/4

T6T6

T15T15

T13T13

T14T14

CS_GTLREF

COMP7

D D

A12
A15
A18

A2
A21
A24

A6

A9

AA23
AA24
AA25
AA26
AA27
AA28
AA29

AA3

AA30

AA6
AA7
AB1

C C

B B

AB23
AB24
AB25
AB26
AB27
AB28
AB29
AB30

AB7
AC3
AC6
AC7
AD4

AD7
AE10
AE13
AE16
AE17

AE2
AE20
AE24
AE25
AE26
AE27
AE28

CPU1C

CPU1C

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

AE29

AC4

VSS

AE30

RSVD

VSS

AE3

AE5

COMP7

VSS

AE4

AE7

RSVD

VSS

AF10

D14

RSVDD1RSVD

VSS

VSS

AF13

E23

RSVD

VSS

AF16

E24

RSVDE5RSVDE6RSVDE7RSVD

CS_GTLREF

VSS

VSS

AF17

AF20

AF23

VSS

AF24

VSS

F23

VSS

AF25

AF26

N12-7750020-A10

VID7

T7T7

V_FSB_VTT

8

R512 X_62R/4R512 X_62R/4
R96 62R/4R96 62R/4
R95 62R/4R95 62R/4

2005 Perf FMB 0 0
2005 Value FMB 0 1 / NC

7

A A

MSID0
MSID1

MSID1 MSID0

6

5

0 ~ 1.2"
7 / 10 / 7

COMP4
COMP5
COMP6
COMP7

R89 60.4R/1%/4R89 60.4R/1%/4
R90 60.4R/1%/4R90 60.4R/1%/4
R92 60.4R/1%/4R92 60.4R/1%/4
R91 60.4R/1%/4R91 60.4R/1%/4

4

VTT_OUT_LEFT 6,7
VTT_OUT_RIGHT 6,7

3

Title

Title

Title

Document Number

Document Number

Document Number

MICRO-STAR INT'L CO.,LTD.

MICRO-STAR INT'L CO.,LTD.

MICRO-STAR INT'L CO.,LTD.

No. 69, Li-De St, Jung-He City,

No. 69, Li-De St, Jung-He City,

No. 69, Li-De St, Jung-He City,
Taipei Hsien, Taiwan

Taipei Hsien, Taiwan

Taipei Hsien, Taiwan
http://www.msi.com.tw

http://www.msi.com.tw

http://www.msi.com.tw

VID_SELECT

R93

R93

62R/4

62R/4

Micro Star Restricted Secret

Micro Star Restricted Secret

Micro Star Restricted Secret

Intel LGA775- GND

Intel LGA775- GND

Intel LGA775- GND

MS-7293F1

MS-7293F1

MS-7293F1

Last Revision Date:

Last Revision Date:

Last Revision Date:

Tuesday, March 14, 2006

Tuesday, March 14, 2006

Tuesday, March 14, 2006

Sheet

Sheet

Sheet

2

Rev

Rev

Rev

0A

0A

0A

831

831

831

of

of

of

1

A

U2A

U2A

HA#3

HA#[3..31]6

4 4

3 3

HADSTB#06
HADSTB#16

HADS#6
HBNR#6

HBPRI#6

HBR#06,7

HDBSY#6

HDEFER#6

HDRDY#6

HIT#6

HITM#6
HLOCK#6
HTRDY#6

HREQ#[0..4]6

C81

C81
1U/16V/Y5V/6

1U/16V/Y5V/6

A

HRS#[0..2]6

HDBI#[0..3]6

C82

C82

1U/16V/Y5V/6/B

1U/16V/Y5V/6/B

Solder side

CPURST#6,7

NBHCLK5

NBHCLK#5

GTLVREF_NB

C83

C83

1U/16V/Y5V/6/B

1U/16V/Y5V/6/B

R97

R97

180R/1%/4

180R/1%/4

V_FSB_VTT

2 2

GTLVREF_NB8

C80

C80

0.1U/16V/Y5V/4

0.1U/16V/Y5V/4

1 1

HA#4
HA#5
HA#6
HA#7
HA#8
HA#9
HA#10
HA#11
HA#12
HA#13
HA#14
HA#15
HA#16
HA#17
HA#18
HA#19
HA#20
HA#21
HA#22
HA#23
HA#24
HA#25
HA#26
HA#27
HA#28
HA#29
HA#30
HA#31

HREQ#0
HREQ#1
HREQ#2
HREQ#3

HREQ#4
HRS#0
HRS#1
HRS#2

HDBI#0
HDBI#1
HDBI#2
HDBI#3

GTLCOMPP
GTLCOMPN

R98

R98

360R/1%/4

360R/1%/4

M33
N34
R33

T33
R34
P36
P34
N35
R36
U36
U34
U35

T30
U32

W35

V32
V36
V34

W36
W34

AA36

V33

AA34

Y35
Y33

AA32

W32

V31

W31

Y31

AB31

R35

W33

L35
K35

J32
M34
K32

J33
K33

L36

L34

J34
M35

T32

T31
R32
M32
M31

J35
N36

J36
C31

E35
G27
D22

F22

AC29
AC30

U30

J25

G22
H22

A17

A18

VTT

HA03#
HA04#
HA05#
HA06#
HA07#
HA08#
HA09#
HA10#
HA11#
HA12#
HA13#
HA14#
HA15#
HA16#
HA17#
HA18#
HA19#
HA20#
HA21#
HA22#
HA23#
HA24#
HA25#
HA26#
HA27#
HA28#
HA29#
HA30#
HA31#
HA32#
HA33#

HADSTB0P#
HADSTB1#

ADS#
BNR#
BPRI#
BREQ0#
DBSY#
DEFER#
DRDY#
HIT#
HITM#
HLOCK#
HTRDY#

HREQ0#
HREQ1#
HREQ2#
HREQ3#
HREQ4#
RS0#
RS1#
RS2#

HDBI0#
HDBI1#
HDBI2#
HDBI3#

CPURST#
HCLK+

HCLK-

GTLVREF0
GTLVREF1

GTLCOMPP
GTLCOMPN

GNDA1GNDA2GNDA8GND

A3

B

A19

A20

A21

B17

B18

B19

B20

B21

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

GND

GND

GND

GND

GND

GND

A10

A22

A25

A27

A29

A31

A33

B

VTT

GND

C17

VTT

GND

A35

C18

C19

VTT

VTT

GNDB2GNDB3GNDB4GND

C20

C21

VTT

VTT

B36

V_FSB_VTT

D17

D18

D19

D20

VTT

VTT

VTT

GNDC2GNDC3GNDC4GND

C5

D21

E17

E18

E19

E20

E21

F17

F18

F19

F20

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

VTT

Rev1.9

Rev1.9

GND

GND

GND

GNDD4GNDD5GNDD6GNDD8GND

GND

D3

C26

C27

D11

D23

D24

F21

VTT

VTT

GND

GND

D29

G17

G18

G19

VTT

VTT

HDSTB0P#
HDSTB0N#

HDSTB1P#
HDSTB1N#

HDSTB2P#
HDSTB2N#

HDSTB3P#
HDSTB3N#

HADSTB0N#

GND

GND

D31

D32

D34

G20

VTT

VTT

DPWR#

GND

GNDE2GNDE4GND

C

G21

HD00#

VTT

HD01#
HD02#
HD03#
HD04#
HD05#
HD06#
HD07#
HD08#
HD09#
HD10#
HD11#
HD12#
HD13#
HD14#
HD15#
HD16#
HD17#
HD18#
HD19#
HD20#
HD21#
HD22#
HD23#
HD24#
HD25#
HD26#
HD27#
HD28#
HD29#
HD30#
HD31#
HD32#
HD33#
HD34#
HD35#
HD36#
HD37#
HD38#
HD39#
HD40#
HD41#
HD42#
HD43#
HD44#
HD45#
HD46#
HD47#
HD48#
HD49#
HD50#
HD51#
HD52#
HD53#
HD54#
HD55#
HD56#
HD57#
HD58#
HD59#
HD60#
HD61#
HD62#
HD63#

C

GND

E6

E5

B35
A36
C33
C32
E31
B34
B33
A34
D30
A30
B31
B30
E30
C29
B29
C30
D36
F36
G36
H34
H35
F35
G35
C36
D35
F34
F33
G34
G33
E33
H32
G32
E28
E29
D28
D27
C28
H28
G28
F28
E27
D26
D25
E25
F25
G25
H26
H25
B23
B25
E23
B27
B28
A28
B24
B26
A26
C23
C22
A23
G23
A24
B22
E22

A32
B32

C35
C34

G26
E26

C24
C25

T35

L31

PT890CE_A1

PT890CE_A1

HD#0
HD#1
HD#2
HD#3
HD#4
HD#5
HD#6
HD#7
HD#8
HD#9
HD#10
HD#11
HD#12
HD#13
HD#14
HD#15
HD#16
HD#17
HD#18
HD#19
HD#20
HD#21
HD#22
HD#23
HD#24
HD#25
HD#26
HD#27
HD#28
HD#29
HD#30
HD#31
HD#32
HD#33
HD#34
HD#35
HD#36
HD#37
HD#38
HD#39
HD#40
HD#41
HD#42
HD#43
HD#44
HD#45
HD#46
HD#47
HD#48
HD#49
HD#50
HD#51
HD#52
HD#53
HD#54
HD#55
HD#56
HD#57
HD#58
HD#59
HD#60
HD#61
HD#62
HD#63

T8T8

HD#[0..63] 6

HDSTBP#0 6
HDSTBN#0 6

HDSTBP#1 6
HDSTBN#1 6

HDSTBP#2 6
HDSTBN#2 6

HDSTBP#3 6
HDSTBN#3 6

-HAP1 6

D

V_FSB_VTT

C71 0.01U/25V/X7R/4C71 0.01U/25V/X7R/4
C72 0.01U/25V/X7R/4C72 0.01U/25V/X7R/4
C74 0.1U/16V/Y5V/4C74 0.1U/16V/Y5V/4
C73 0.1U/16V/Y5V/4C73 0.1U/16V/Y5V/4

V_FSB_VTT

C76 10U/10V/Y5V/8C76 10U/10V/Y5V/8
C75 10U/10V/Y5V/8C75 10U/10V/Y5V/8
C78 10U/10V/Y5V/8C78 10U/10V/Y5V/8
C77 10U/10V/Y5V/8C77 10U/10V/Y5V/8
C79 10U/10V/Y5V/8C79 10U/10V/Y5V/8

E

Solder side

VCCP

+12V

R537

R537

8.2K/4

8.2K/4

GTLREF_SEL6,8

for dual code CPU

R539

R539

390R/1%/4

390R/1%/4

Q53

Q53

2N7002_SOT23

2N7002_SOT23

V_FSB_VTT

R535

R535

124R/1%/4

124R/1%/4

R536

R536

210R/1%/4

210R/1%/4

GTLVREF_NB

NB Heatsink

U5_1

1

D

U5_1

Heatsink

Heatsink

1

NB-heatsink

NB-heatsink

N B

N B

2

2

Title

Title

Title

PT890CE-1(HOST)

PT890CE-1(HOST)

PT890CE-1(HOST)

Document Number

Document Number

Document Number

MICRO-STAR INT'L CO.,LTD.

MICRO-STAR INT'L CO.,LTD.

MICRO-STAR INT'L CO.,LTD.

No. 69, Li-De St, Jung-He City,

No. 69, Li-De St, Jung-He City,

No. 69, Li-De St, Jung-He City,
Taipei Hsien, Taiwan

Taipei Hsien, Taiwan

Taipei Hsien, Taiwan
http://www.msi.com.tw

http://www.msi.com.tw

http://www.msi.com.tw

Micro Star Restricted Secret

Micro Star Restricted Secret

Micro Star Restricted Secret

MS-7293F1

MS-7293F1

MS-7293F1

Last Revision Date:

Last Revision Date:

Last Revision Date:

Monday, March 20, 2006

Monday, March 20, 2006

Monday, March 20, 2006

Sheet

Sheet

Sheet

E

Rev

Rev

Rev

0A

0A

0A

931

931

931

of

of

of