![](/html/d1/d1b3/d1b36fe9defa88f57e2b7c2b4f32d3f4e96401ddffda8e584071ee016cf74248/bg1.png)
8
7
6
5
4
3
2
1
Version 100
Cover Sheet
Block Diagram
Power Delivery Map
D D
GPIO Spec.
1
2
MS-6552
(LEGEND)
1024
INTEL (R) Brookdale Chipset
3
4
Willamette/Northwood 478pin mPGA-B Processor Schematics
Clock ICS94208 & ATA100 IDE CONNECTORS
mPGA478-B INTEL CPU Sockets
INTEL Brookdale MCH -- North Bridge
INTEL ICH2 -- South Bridge
5
6 - 7
8 - 9
10 - 11
CPU:
Willamette/Northwood mPGA-478B Processor
LPC I/O W83627HF
AC'97 Codec
C C
Audio Amp TL072 & GAME
FWH -- BIOS & CNR RISER
DDR DIMM1,2
DDR DAMPING
DDR TERMINATION & DDR 2.5V POWER
AGP 4X SLOT (1.5V)
PCI SLOT 1 & 2 & 3
B B
Front Panel & Connectors
USB & FAN Connectors
12
13
14
15
16
17
18
19
20
21
22
System Brookdale Chipset:
INTEL MCH (North Bridge) +
INTEL ICH2 (South Bridge)
On Board Chipset:
BIOS -- FWH
LPC Super I/O -- W83627HF
Clock Generation -- ICS950213AF
Expansion Slots:
AGP2.0 SLOT * 1
CPU_VID CONTROL
Votlage Regulator
23
24
PCI2.2 SLOT * 3
CNR SLOT * 1
HIP6301V CPU Power ( PWM )-VRM9.0
IO Connectors
Realtek RTL8100BL LAN
A A
JUMPER SETTING
MANUAL
8
7
6
25
26
27
28
29
30
5
4
3
Micro-Star
Document Number
Last Revision Date:
Tuesday, October 23, 2001
Title
MS-6552
Cover Sheet
Sheet of
2
Rev
100
1 35
1
![](/html/d1/d1b3/d1b36fe9defa88f57e2b7c2b4f32d3f4e96401ddffda8e584071ee016cf74248/bg2.png)
8
D D
AGP
4X(1.5V)
AGP CONN
7
Power
Supply
CONN
AGP 4X
(1.5V)
6
VRM
9.X
4X (66MHz) AGP
(593PINS/FCBGA)
5
(478PINS)
Willamette/Northwood
Socket (mPGA478-B)
(400MHz)
Scalable Bus
MCH: Memory
Controller HUB
4
3
2
1
(100MHz)
CK408 Clock
(100MHz)
Scalable Bus/2
(DDR200 or 266MHz)
DDR DIMM 1:2
( 66MHz X 4 )
HUB Interface
(14.318MHz)
C C
B B
Heceta Hardware
Monitor
IDE CONN 1&2
USB Port 0:3
PCI LAN /
Realtek
RTL8100
PS2 Mouse &
Keyboard
SM Bus
ICH2: I/O
(360PINS/EBGA)
(48MHz)
LPC Bus AC Link
Controller HUB
(33MHz)
(33MHz)
FWH: Firmware HUB
SIO
Parallel (1)
Serial (2)
Floppy Disk
Drive CONN
PCI (33MHz)
PCI Audio /
C-MEDIA
CMI8738
AC '97 Audio
Codec
Audio In
Line In
CD-ROM
Telephone In
MIC In
PCI Slots 1:3
CNR Riser
(Shared slot)
AMP
Line Out
A A
Title
Micro-Star
Document Number
Last Revision Date:
8
7
6
5
4
3
Tuesday, October 23, 2001
2
MS-6552
Block Diagram
Sheet of
Rev
100
2 35
1
![](/html/d1/d1b3/d1b36fe9defa88f57e2b7c2b4f32d3f4e96401ddffda8e584071ee016cf74248/bg3.png)
8
Power Delivery Map
7
6
5
4
3
2
1
D D
ATX 12V POWER Supply
3.3V 5V 5VSB1A12V
VRM9.2
Processor Core
Processor Vtt
Power
Translator
ACPI IC
1.5V VREG
MCH Core 1.5V
MCH Vtt
MCH AGP
OP
C C
1.8V VREG
3.3V
DUAL FET
3.3V VREG
2.5V FET
MCH HUB Interface 1.8V
MCH Memory sdr 3.3V
DDR System Memory 2.5V
ICH2 Core 1.8V
ICH2 I/O 3.3V
ICH2 Resume 1.8V
1.8V VREG
5V TO 3.3V
RESISTOR
ICH2 Resume I/O 3.3V
ICH2 RTC 3.3V
ICH2 5V
FWH 3.3V
B B
LPC Super I/O 3.3V
CLOCK GEN 3.3V
HARDWARE AUDIO 3.3V
PCI LAN 3.3V/2.5V
5VDual For USB and K/B
A A
Title
Micro-Star
Document Number
Last Revision Date:
8
7
6
5
4
3
Wednesday, October 31, 2001
2
MS-6552
Power Delivery Map
Sheet of
Rev
100
3 35
1
![](/html/d1/d1b3/d1b36fe9defa88f57e2b7c2b4f32d3f4e96401ddffda8e584071ee016cf74248/bg4.png)
5
4
3
2
1
General Purpose I/O Spec.
D D
ICH2
FunctionTypeGPIO Pin
GPIO 0
GPIO 1
GPIO 2~4
GPIO 5
GPIO 6
C C
GPIO 7
GPIO 8
GPIO 9
GPIO 10
GPIO 11
GPIO 12
GPIO 13
GPIO 14~15
GPIO 16
GPIO 17
B B
GPIO 18
GPIO 19
GPIO 20
GPIO 21
GPIO 22
GPIO 23
GPIO 24
GPIO 25
GPIO 26
A A
GPIO 27
GPIO 28
GPIO 29~31
5
I
Non Connect
I
Non Connect
I
Not Implemented
I
Non Connect
I
AC97 Enabled/Disabled
I
None
I
LAN Wake Up
I
AC'97 Serial Data In
I
Non Connect
I
Non Connect
I
External SMI
I
LPC PME
I
Not Implemented
O
Non Connect
O
Non Connect
O
Not Implemented
O
Not Implemented
O Non
O
Not Implemented
O
Non
OD
BIOS Locked/Unlocked
O
Non
O
Non
O
Non
I/O
Non
I/O
Non
I/O
Not Implemented
IDSEL
AD16
AD17
FWH
GPIO Pin Type Function
GPI 0
GPI 1
GPI 2
GPI 3
I
ATA IDE 1 Detect
I
ATA IDE 2 Detect
Reserved
I
I
Reserved
DEVICE
PCI Slot 1
ICH INT Pin
INTA#
INTB#
INTC#
INTD#
PCI Slot 2 INTB#
INTC#
INTD#
INTA#
PCI Slot 3
INTC#
AD18
INTD#
INTA#
INTB#
PCI Audio
INTD#/INTE#
AD23
INTA#
INTB#
INTC#
PCI Lan INTC#/INTF#
AD22
INTD#
INTA#
INTB#
Title
Micro-Star
Document Number
Last Revision Date:
4
3
2
Wednesday, September 05, 2001
MS-6552
GPIO Spec.
Sheet of
1
Rev
0A
4 35
![](/html/d1/d1b3/d1b36fe9defa88f57e2b7c2b4f32d3f4e96401ddffda8e584071ee016cf74248/bg5.png)
8
7
6
5
4
3
2
1
*Trace less 0.5"
X_COPPER
CP12
VCC3
D D
VCC3
VCC3
*Put GND copper under Clock Gen.
connect to every GND pin
* 40 mils Trace on Layer 4
with GND copper around it
* put close to every power pin
C C
Trace Width 7mils.
*
Same Group spacing 15mils
*
Different Group spacing 30mils
*
Different mode spacing 7mils on itself
*
VCC3
VCCP
+12V
R735 X
R736 X
B B
A A
RESET BLOCK
FB18 X_0/0805
Rubycon
CB145
104P
for good filtering from 10K~1M
CB238
X_COPPER104P
CP13
FB20 X_0/0805
CB166
104P
for good filtering from 10K~1M
VTT_GD#
R323
10K
R304 220
Q36
2N3904S
C328
X
PDD[0..7]11
PCIRST#
PCIRST#10 PCIRST#1 8,12,15,27 PCIRST#2 19,20
8
CB229
CB144
102P
105P
R228
X_0
+
Rubycon
X_ELS10U/16V-B
Q61
X_2N3904S
PD_DREQ11
PD_IOW#11
PD_IOR#11
PD_IORDY11
PD_DACK#11
IRQ1410
PD_A111
PD_A011
PD_CS#111
PD_LED21
R191 8.2K
1 2
U21A
7407S
(VCC5_STR)
CB178
CT36
105P
SMBCLK11,12,15,16
SMBDATA11,12,15,16
R318 X_1K
PDD7
PDD6
PDD5
PDD4
PDD3
PDD2
PDD1
PDD0
R189 33
R388 330
R190 X_4.7K
R188 33
C199
X_10P
7
HD_RST# HD_RST#
CLOCK GENERATOR BLOCK Shut Source Termination Resistors
CPUCLK
R233 49.9RST
CPUCLK#
U18
39
CPU_VDD
CB154
104P
36
CPU_GND
VCC3V
VCC3C
VCC3C
SMBCLK
SMBDATA
CB151
104P
CB153
104P
CB183
104P
CB177
104P
CB164
104P
CB165
104P
CB152
104P
VTT_GD#
46
MREF_VDD
43
MREF_GND
29
3V66_GND
9
PCI_VDD
5
PCI_GND
18
PCI_VDD
13
PCI_GND
24
48_VDD
21
48_GND
2
REF_VDD
47
REF_GND
34
CORE_VDD
33
CORE_GND
26
SCLK
25
SDATA
19
VTT_GD#
ICS950213AF
ICS950208
CY28323
3VMREF/CPU_STP#
3VMREF#/PCI_STP#
FS2/PCI_F0
FS3/PCI_F1
MODE/PCI_F2
FS1/24_48MHz
PRIMARY IDE BLOCK SECONDARY IDE BLOCK
IDE1
YJ220-CB-1
1
2
3 4
5 6
7 8
91110
12
13 14
1615
17 18
19
22
21
24
23
26
25
27
29
31
33
35
37
R119
C79
10K
47P
VCC3 VCC3
VCC3 VCC3
28
30
32
34
36
38
4039
R129 470
C76
X_473P
PCIRST#
PCIRST#
6
41
CPU0
CPU0#
CPU1
CPU1#
3V66_03V66_VDD
3V66_1
3V66_2
3V66_3
FS4/PCI0
PCI1
PCI2
PCI3
PCI4
PCI5
PCI6
FS0/48MHz
MUL0/REF0
MUL1/REF1
IREF
RST#
PWR_DN#
X1
X2
R246 33
40
R247 33
38
R239 47
37
R240 47
C_STP
45
P_STP
44
3132
RN17
30
28
8P4R-33
27
3V66_3
FS2
6
FS3
7
MODE
8
FS4
10
11
APIC_CLK
12
14
RN24
15
8P4R-33
16
17
FS0
R307 33
22
FS1
23
R281 33
MUL0
48
R251 33
MUL1
1
3
32pF
X1 14.318MHZ/32PF
4
35
20
42
1 2
3 4
5 6
7 8
7 8
5 6
3 4
1 2
R227 475RST
R306 X_0
R245 4.7K
ATA100 IDE CONNECTORS
PDD8
PDD9
PDD10
PDD11
PDD12
PDD13
PDD14
PDD15
9 8
U21D
7407S
(VCC5_STR)
3 4
U21B
7407S
(VCC5_STR)
PDD[8..15] 11
PD_DET 15
PD_A2 11
PD_CS#3 11
R407 X_1K
HD_RST#
R724 X_0
R197 330
7 8
5 6
3 4
1 2
8P4R-33
18PC171
18PC166
VCC5
VCC5
5
RN25
CPUCLK
CPUCLK#
MCHCLK
MCHCLK#
MCH_66
ICH_66
AGPCLK
10PC157
ICH_PCLK
FWH_PCLK
SIO_PCLK
PCICLK0
PCICLK1
PCICLK2
PCICLK3
ICH_48
SIO_48
ICH_14
FP_RST#CRST#
VCC3V
VCC3V
VCC3
102PC238
PCIRST#
CPUCLK 6
CPUCLK# 6
MCHCLK 8
MCHCLK# 8
MCH_66 8
ICH_66 11
AGPCLK 19
ICH_PCLK 10
FWH_PCLK 15
SIO_PCLK 12
PCICLK0 20
PCICLK1 20
PCICLK2 20
PCICLK3 27
ICH_48 11
SIO_48 12
ICH_14 11
FP_RST# 21
R386
4.7K
R385 10K
SDD[0..7]11
VCC5VCC5
4
MUL0=0 MUL0=1
Ioh=6*Iref
Voh=0.71V
SD_DREQ11
SD_IOW#11
SD_IOR#11
SD_IORDY11
SD_DACK#11
IRQ1510
SD_A111
SD_A011
SD_CS#111
SD_LED21
R103 8.2K
VCC3
R384
4.7K
R387 4.7K Q48
Q43
2N3904S
Trace less 0.2"
49.9ohm for 50ohm M/B impedance
CLOCK STRAPPING RESISTORS
SDD7
SDD6
SDD5
SDD4
SDD3
SDD2
SDD1
SDD0
R101 33
R234 49.9RST
MCHCLK
R229 49.9RST
MCHCLK#
R230 49.9RST
FS4
R324 10K
FS3
R334 10K
FS1
R282 X_10K
R283 10K
FS0
R321 10K
R322 X_10K
FS2
R326 X_10K
R325 10K
MODE
R336 X_10K
MUL0
R241 X_10K
R231 10K
MUL1
R316 10K
R315 X_10K
CRST# VCC3V
R305 10K
SMBCLK
R255 1K
SMBDATA
R254 1K
C_STP
R242 X_1K
P_STP
R235 X_1K
R186 X_4.7K
R187 33
C81 R120
47P
R406 1K
HD_RST#
2N3904S
3
IDE2
YJ220-CW-1
1
3 4
5 6
7 8
91110
13 14
17 18
19
21
23
25
27
29
31
33
35
37
10K
VCC5_SB
VCC3V
VCC3V
VCC3V
VCC3V
VCC3V
VCC3V
VCC3V
VCC3V
2
12
1615
22
24
26
28
30
32
34
36
38
4039
VCC3
R128 470
C77
X_473P
Micro-Star
Document Number
Last Revision Date:
Tuesday, October 30, 2001
2
Pull-Down Capacitors
MCH_66
ICH_66
AGPCLK
SIO_PCLK
FWH_PCLK
ICH_PCLK
PCICLK0
PCICLK1
PCICLK2
PCICLK3
APIC_CLK
ICH_48
SIO_48
ICH_14
used only for EMI issue
Trace less 0.2"
SDD8
SDD9
SDD10
SDD11
SDD12
SDD13
SDD14
SDD15
SD_DET 15
SD_A2 11
SD_CS#3 11
Title
SDD[8..15] 11
MS-6552
Clock CY28323/4 & ATA100 IDE
CN16
8P4C-10P
1
2
3
4
5
6
7
8
CN18
8P4C-10P
7
8
5
6
3
4
1
2
CN17
8P4C-10P
7
8
5
6
3
4
1
2
X_10PC177
10PC175
10PC169
10PC164
Sheet of
5 35
1
Rev
1.0
![](/html/d1/d1b3/d1b36fe9defa88f57e2b7c2b4f32d3f4e96401ddffda8e584071ee016cf74248/bg6.png)
8
7
6
5
4
3
2
1
CPU GTL REFERNCE VOLTAGE BLOCKCPU SIGNAL BLOCK
VID2
AE3
VID2#
D4#
C21
VID1
VID0
AE4
AE5
VID1#
VID0#
LINT1/NMI
LINT0/INTR
D3#
D2#
A25
A23
B22
VCCPS+ 25
VCCPS- 25
VID[0..4] 12,25
GTLREF3
GTLREF2
GTLREF1
GTLREF0
BPM5#
BPM4#
BPM3#
BPM2#
BPM1#
BPM0#
REQ4#
REQ3#
REQ2#
REQ1#
REQ0#
TESTHI12
TESTHI11
TESTHI10
TESTHI9
TESTHI8
TESTHI7
TESTHI6
TESTHI5
TESTHI4
TESTHI3
TESTHI2
TESTHI1
TESTHI0
BCLK1#
BCLK0#
RS2#
RS1#
RS0#
AP1#
AP0#
BR0#
COMP1
COMP0
DP3#
DP2#
DP1#
DP0#
ADSTB1#
ADSTB0#
DSTBP3#
DSTBP2#
DSTBP1#
DSTBP0#
DSTBN3#
DSTBN2#
DSTBN1#
DSTBN0#
D1#
D0#
B21
SOCKET478
AA21
AA6
F20
F6
AB4
AA5
Y6
AC4
AB5
AC6
H3
J3
J4
K5
J1
AD25
A6
Y3
W4
U6
AB22
AA20
AC23
AC24
AC20
AC21
AA2
AD24
AF23
AF22
F4
G5
F1
V5
AC1
H6
P1
L24
L25
K26
K25
J26
R5
L5
W23
P23
J23
F21
W22
R22
K22
E22
E5
D1
GTLREF1
GTLREF2
BPM#5
BPM#4
BPM#1
BPM#0
HREQ#4
HREQ#3
HREQ#2
HREQ#1
HREQ#0
R77 4.7K
R46 4.7K
R82 4.7K
R45 4.7K
HRS#2
HRS#1
HRS#0
R47 49.9RST
R80 49.9RST
HREQ#[0..4] 8
VCCP
CPUCLK# 5
CPUCLK 5
HRS#[0..2] 8
HBR#0 8
* Short trace
HADSTB#1 8
HADSTB#0 8
HDSTBP#3 8
HDSTBP#2 8
HDSTBP#1 8
HDSTBP#0 8
HDSTBN#3 8
HDSTBN#2 8
HDSTBN#1 8
HDSTBN#0 8
NMI 10
INTR 10
GTLREF1
GTLREF2
2/3*Vccp
C48
C49
220P
220P
2/3*Vccp
C35
C36 C13
220P
220P
Every pin put one 220pF cap near it.
Trace Width 15mils, Space 15mils.
Keep the voltage dividers within 1.5 inches of the
first GTLREF Pin
ITP_TMS
R17 39
ITP_TDO
R10 75
ITP_TCK
R15 27
HINIT#
R720 300
HA#[3..31]8
HA#8
HA#22
HA#25
HA#23
HA#26
HA#27
HA#28
HA#30
HA#29
D D
HDBI#[0..3]8
C C
B B
HDEFER#8
Trace : 10
mil width
10mil space
CPU_TMPA12
VTIN_GND12
THERMTRIP#23
PROCHOT#11
CPURST#8
HD#[0..63]8
HDBI#0
HDBI#1
HDBI#2
HDBI#3
FERR#10
STPCLK#10
HINIT#
HINIT#10,15
HDBSY#8
HDRDY#8
HTRDY#8
HADS#8
HLOCK#8
HBNR#8
HIT#8
HITM#8
HBPRI#8
ITP_TDI
ITP_TDO
ITP_TMS
ITP_TRST#
ITP_TCK
THERMTRIP#
IGNNE#10
HSMI#10
A20M#10
SLP#10
R78
CPU_GD
CPU_GD11
CPURST#
HD#63
HD#62
HD#61
HD#60
HD#59
HD#58
HD#57
HD#56
HD#55
HD#54
U7A
E21
DBI0#
G25
DBI1#
P26
DBI2#
V21
DBI3#
AC3
IERR#
V6
MCERR#
B6
FERR#
Y4
STPCLK#
AA3
BINIT#
W5
INIT#
AB2
RSP#
H5
DBSY#
H2
DRDY#
J6
TRDY#
G1
ADS#
G4
LOCK#
G2
BNR#
F3
HIT#
E3
HITM#
D2
BPRI#
E2
DEFER#
C1
TDI
D5
TDO
F7
TMS
E6
TRST#
D4
TCK
B3
THERMDA
C4
THERMDC
A2
THERMTRIP#
AF26
GND/SKTOCC#
C3
PROCHOT#
B2
IGNNE#
B5
SMI#
C6
A20M#
AB26
SLP#
A22
RESERVED0
A7
RESERVED1
AD2
X_0
AD3
AE21
AF24
AF25
AD6
AD5
AB23
AB25
AA24
AA22
AA25
W25
W26
Y21
Y24
Y23
Y26
V24
RESERVED2
RESERVED3
RESERVED4
RESERVED5
RESERVED6
BSEL0
BSEL1
PWRGOOD
RESET#
D63#
D62#
D61#
D60#
D59#
D58#
D57#
D56#
D55#
D54#
V22
D53#
HA#31
AB1Y1W2V3U4T5W1R6V2T4U3P6U1T2R3P4P3R2T1N5N4N2M1N1M4M3L2M6L3K1L6K4K2
A35#
A34#
A33#
A32#
A31#
A30#
A29#
A28#
A27#
A26#
A25#
D52#
D51#
D50#
D49#
D48#
D47#
D46#
D45#
D44#
D43#
D42#
D41#
U21
V25
U23
U24
U26
T23
T22
D40#
T25
T26
R24
R25
P24
R21
HA#18
HA#24
A24#
A23#
D39#
D38#
N25
N26
M26
A22#
D37#
N23
HA#16
HA#21
HA#20
HA#19
HA#17
A21#
A20#
A19#
A18#
A17#
A16#
D36#
D35#
D34#
D33#
D32#
D31#
M24
P21
N22
M23
H25
HA#9
HA#5
HA#4
HA#14
HA#10
HA#15
HA#11
HA#13
HA#12
A15#
A14#
A13#
A12#
A11#
A10#
D30#
D29#
D28#
D27#
D26#
D25#
K23
J24
L22
M21
H24
G26
HA#3
HA#7
HA#6
AE25A5A4
A9#
A8#
A7#
A6#
A5#
A4#
A3#
DBR#
VCC_SENSE
Differential
Host Data
Strobes
D24#
D23#
D22#
D21#
D20#
D19#
D18#
D17#
D16#
D15#
D14#
G23
D13#
E24
H22
D25
J21
D23
L21
D26
F26
E25
F24
F23
AD26
AC26
ITP_CLK1
VSS_SENSE
D12#
D11#
D10#
C26
H21
G22
B25
VID4
AE1
ITP_CLK0
D9#
D8#
D7#
C24
C23
B24
VID3
AE2
VID4#
D6#
D22
VID3#
D5#
105P
105P
VCCP
R81
49.9RST
C58
R79
100RST
VCCP
R32
49.9RST
R34
100RST
VCCP
VCCP
HD#5
HD#8
HD#7
HD#53
HD#48
HD#51
HD#50
HD#49
HD#52
A A
HD#41
HD#47
HD#46
HD#39
HD#45
HD#42
HD#44
HD#43
HD#40
HD#32
HD#29
HD#34
HD#37
HD#35
HD#33
HD#38
HD#36
HD#26
HD#30
HD#28
HD#31
HD#27
HD#19
HD#23
HD#24
HD#25
HD#16
HD#22
HD#20
HD#18
HD#21
HD#17
CPU STRAPPING RESISTORS
BPM#0
BPM#4
BPM#5
8
R41 49.9RST
R42 49.9RST
R44 49.9RST
R43 49.9RST
VCCP
7
ITP_TDI
ITP_TRST# CPURST#
R26 150
6
VCCP VCCP
HD#9
HD#10
HD#14
HD#15
HD#11
HD#12
HD#13
ALL COMPONENTS CLOSE TO CPU
PROCHOT#BPM#1
CPU_GD
HBR#0
THERMTRIP#
5
HD#0
HD#2
HD#4
HD#3
HD#1
HD#6
R27 62
R76 300
R64 49.9RST
R83 49.9RSTR16 680
R66 X_62
4
Title
Micro-Star
Document Number
Last Revision Date:
3
Tuesday, October 30, 2001
2
MS-6552
INTEL mPGA478-B CPU1
Sheet of
Rev
1.0
6 35
1
![](/html/d1/d1b3/d1b36fe9defa88f57e2b7c2b4f32d3f4e96401ddffda8e584071ee016cf74248/bg7.png)
8
VCCP
A10
A12
A14
A16
A18
A20A8AA10
AA12
AA14
VCC
VSS
AD18
VCC
VSS
AD21
VCC
VSS
AD23
VCC
VSS
AD4
VCC
VSS
AD8
VCC
VSS
AE11
AA16
VCC
VSS
AE13
U7B
VCC
VCC
D D
D10
A11
A13
A15
A17
A19
A21
A24
A26
A3
A9
AA1
AA11
AA13
AA15
AA17
AA19
AA23
AA26
AA4
AA7
AA9
AB10
AB12
AB14
AB16
AB18
AB20
AB21
C C
AB24
AB3
AB6
AB8
AC11
AC13
AC15
AC17
AC19
AC2
AC22
AC25
AC5
AC7
AC9
AD1
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AD10
VSS
AD12
VSS
AD14
VCC
VSS
AD16
VCC
VSS
AA18
AE15
VCC
VSS
AA8
AE17
VCC
VSS
AB11
AE19
VCC
VSS
AB13
AE22
VCC
VSS
AB15
AE24
VCC
VSS
AB17
AE26
7
VCC
VSS
AB19
AE7
VCC
VSS
AB7
AE9
VCC
VSS
AB9
AF1
VCC
VSS
AC10
AF10
VCC
VSS
AC12
AF12
VCC
VSS
AC14
AF14
VCC
VSS
AC16
AF16
VCC
VSS
AC18
AF18
VCC
VSS
AC8
AF20
VCC
VSS
CPU VOLTAGE BLOCK
AD11
AD13
AD15
AD17
AD19
AD7
AD9
AE10
AE12
AE14
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AF6
AF8
VSS
B10
B12
B14
B16
B18
B23
B20
B26B4B8
VCC
VSS
6
AE16
VCC
VSS
AE18
VCC
VSS
AE20
C11
VCC
VSS
AE6
C13
VCC
VSS
AE8
C15
AF11
VCC
VSS
C17C2C19
AF13
VCC
VSS
VCC
VSS
AF15
AF17
VCC
VSS
C22
AF19
AF2
AF21
AF5
VCC
VCC
VCC
VCC
VSS
VSS
VSS
VSS
C25C5C7C9D12
AF7
VCC
VSS
VCC
VSS
AF9
D14
B11
VCC
VSS
D16
5
B13
B15
B17
B19B7B9
VCC
VCC
VCC
VCC
VSS
VSS
VSS
VSS
D18
D20
D21D3D24D6D8E1E11
VCC
VSS
VCC
VSS
VCC
VSS
4
C10
C12
C14
C16
C18
C20C8D11
D13
D15
D17
D19D7D9
E10
E12
E14
E16
E18
E20E8F11
F13
F15
F17
F19
AF4
F9
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC-VID
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
E13
E15
E17
E19
E23
E7E9F10
F12
F14
F16
E4
E26
F18F2F22
F25F5F8
G21G6G24
VSS
VSS
G3H1H23
VSS
VSS
VSS
H26H4J2
AE23
AF3
VCC-IOPLL
VCC-VIDPRG
VSS
VSS
VSS
VSS
J22
J25J5K21
3
AD20
VCCA
VSSA
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
SOCKET478
AD22
Y5
Y25
Y22
Y2
W6
W3
W24
W21
V4
V26
V23
V1
U5
U25
U22
U2
T6
T3
T24
T21
R4
R26
R23
R1
P5
P25
P22
P2
N6
N3
N24
N21
M5
M25
M22
M2
L4
L26
L23
L1
K6
K3
K24
VCC_VID 23
C57
106P/1206
C53
106P/1206
2
C56
X_226P/1206
L2 4.7UH/100MA
L1 4.7UH/100MA
C52
X_226P/1206
1
VCCP
B B
CPU DECOUPLING CAPACITORS
VCCP VCCP VCCP
CB32
106P/1206
CB29
106P/1206
CB47
106P/1206
CB51
106P/1206
A A
CB38
106P/1206
CB55
106P/1206
CB61
106P/1206
CB41
106P/1206
CB45
106P/1206
CB25
106P/1206
CB39
106P/1206
CB44
106P/1206
CB49
106P/1206
CB34
106P/1206
CB27
106P/1206
CB54
106P/1206
CB50
106P/1206
CB52
106P/1206
CB58
106P/1206
CB22
106P/1206
PLACE CAPS WITHIN CPU CAVITY
8
7
VCCP
CB231
106P/1206
CB232
106P/1206
CB233
106P/1206
CB234
106P/1206
CB235
106P/1206
CB236
106P/1206
CB237
106P/1206
CB230
106P/1206
PLACE CAPS WITHIN CPU CAVITY SOLDER
Title
Micro-Star
Document Number
Last Revision Date:
6
5
4
3
Tuesday, October 30, 2001
2
MS-6552
INTEL mPGA478-B CPU2
Sheet of
Rev
1.0
7 35
1
![](/html/d1/d1b3/d1b36fe9defa88f57e2b7c2b4f32d3f4e96401ddffda8e584071ee016cf74248/bg8.png)
5
HBR#06
HIT#6
HITM#6
HA#3
HA#4
HA#5
HA#6
HA#7
HA#8
HA#9
HA#10
HA#11
HA#12
HA#13
HA#14
HA#15
HA#16
HA#17
HA#18
HA#19
HA#20
HA#21
HA#22
HA#23
HA#24
HA#25
HA#26
HA#27
HA#28
HA#29
HA#30
HA#31
HREQ#0
HREQ#1
HREQ#2
HREQ#3
HREQ#4
HRS#0
HRS#1
HRS#2
HDBI#0
HDBI#1
HDBI#2
HDBI#3
R98 24.9RST
R118
HL0
HL1
HL2
HL3
HL4
HL5
VCCP
HA#[3..31]6
D D
HBNR#6
HBPRI#6
HLOCK#6
HADS#6
HREQ#[0..4]6
C C
HDEFER#6
HRS#[0..2]6
B B
HL[0..10]10
A A
HTRDY#6
HDBSY#6
HDRDY#6
HADSTB#06
HADSTB#16
HDSTBN#06
HDSTBP#06
HDSTBN#16
HDSTBP#16
HDSTBN#26
HDSTBP#26
HDSTBN#36
HDSTBP#36
HDBI#[0..3]6
MCHCLK5
MCHCLK#5
HL[0..10]
HL_STB10
HL_STB#10
5
24.9RST
AD4
AD3
AE6
AE7
AE11
AD11
AC15
AC16
AD5
AG4
AH9
AD15
AC2
AC13
M26
M25
AA9
AB8
AB18
AB20
AC19
AD18
AD20
AE19
AE21
AF18
AF20
AG19
AG21
AG23
AJ19
AJ21
AJ23
G2
W3
W5
W2
W7
W6
P25
P24
N27
P23
N25
N24
T4
T5
T3
U3
R3
P7
R2
P4
R6
P5
P3
N2
N7
N3
K4
M4
M3
L3
L5
K3
J2
M5
J3
L2
H4
N5
M6
L7
V7
Y7
V3
U6
T7
R7
U5
U2
Y5
Y3
Y4
U7
V5
V4
R5
N6
J8
K8
M8
U8
845MCH-DDR
U12A
HA3#
HA4#
HA5#
HA6#
HA7#
HA8#
HA9#
HA10#
HA11#
HA12#
HA13#
HA14#
HA15#
HA16#
HA17#
HA18#
HA19#
HA20#
HA21#
HA22#
HA23#
HA24#
HA25#
HA26#
HA27#
HA28#
HA29#
HA30#
HA31#
BR0#
BNR#
BPRI#
HLOCK#
ADS#
HREQ0#
HREQ1#
HREQ2#
HREQ3#
HREQ4#
HIT#
HITM#
DEFER#
HTRDY#
RS0#
RS1#
RS2#
DBSY#
DRDY#
HAD_STB0#
HAD_STB1#
HD_STBN0#
HD_STBP0#
HD_STBN1#
HD_STBP1#
HD_STBN2#
HD_STBP2#
HD_STBN3#
HD_STBP3#
DBI0#
DBI1#
DBI2#
DBI3#
BCLK
BCLK#
H_RCOMP0
H_RCOMP1
HI0
HI1
HI2
HI3
HI4
HI5
HI_STB
HI_STB#
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
HOST
HUB LINK
POWER
4
HD0#
HD1#
HD2#
HD3#
HD4#
HD5#
HD6#
HD7#
HD8#
HD9#
HD10#
HD11#
HD12#
HD13#
HD14#
HD15#
HD16#
HD17#
HD18#
HD19#
HD20#
HD21#
HD22#
HD23#
HD24#
HD25#
HD26#
HD27#
HD28#
HD29#
HD30#
HD31#
HD32#
HD33#
HD34#
HD35#
HD36#
HD37#
HD38#
HD39#
HD40#
HD41#
HD42#
HD43#
HD44#
HD45#
HD46#
HD47#
HD48#
HD49#
HD50#
HD51#
HD52#
HD53#
HD54#
HD55#
HD56#
HD57#
HD58#
HD59#
HD60#
HD61#
HD62#
HD63#
66IN
RSTIN#
CPURST#
H_VREF0
H_VREF1
H_VREF2
H_VREF3
H_VREF4
H_SWNG0
H_SWNG1
HI10
HI_REF
HL_RCOMP
VCC1_8
VCC1_8
VCC1_8
VCC1_8
VCC1_8
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD7
RSVD8
RSVD9
NC0
NC1
4
3
HD#0
AA2
HD#1
AB5
HD#2
AA5
HD#3
AB3
HD#4
AB4
HD#5
AC5
HD#6
AA3
HD#7
AA6
HD#8
AE3
HD#9
AB7
HD#10
AD7
HD#11
AC7
HD#12
AC6
HD#13
AC3
HD#14
AC8
HD#15
AE2
HD#16
AG5
HD#17
AG2
HD#18
AE8
HD#19
AF6
HD#20
AH2
HD#21
AF3
HD#22
AG3
HD#23
AE5
HD#24
AH7
HD#25
AH3
HD#26
AF4
HD#27
AG8
HD#28
AG7
HD#29
AG6
HD#30
AF8
HD#31
AH5
HD#32
AC11
HD#33
AC12
HD#34
AE9
HD#35
AC9
HD#36
AE10
HD#37
AD9
HD#38
AG9
HD#39
AC10
HD#40
AE12
HD#41
AF10
HD#42
AG11
HD#43
AG10
HD#44
AH11
HD#45
AG12
HD#46
AE13
HD#47
AF12
HD#48
AG13
HD#49
AH13
HD#50
AC14
HD#51
AF14
HD#52
AG14
HD#53
AE14
HD#54
AG15
HD#55
AG16
HD#56
AG17
HD#57
AH15
HD#58
AC17
HD#59
AF16
HD#60
AE15
HD#61
AH17
HD#62
AD17
HD#63
AE16
P22
J27
AE17
HVREF
M7
R8
Y8
AB11
AB17
HSWNG
AA7
AD13
HL6
L28
HI6
HI7
HI8
HI9
L27
M27
N28
M24
P26
P27
L25
L29
M22
N23
N26
G9
G10
H6
J25
J23
G16
G17
H7
H27
K23
K25
AD26
AD27
HL7
HL8
HL9
HL10
HUB_MREF
R172 40.2RST
VCC1_8
HD#[0..63] 6
MCH_66 5
PCIRST#1 5,12,15,27
CPURST# 6
HL[0..10]
VCC1_8
VCC_AGP
VCC_DIMM
3
VTT1
VTT2
VTT_GND1
VTT_GND2
W22
W29
AA22
AA26
AB21
AC29
AD21
AD23
AE26
AF23
AG29
AJ25
G29
AD12
AD14
AD16
AD19
AD22
AE1
AE4
AE18
AE20
AE29
AF5
AF7
AF9
AF11
AF13
AF15
AF17
AF19
AF21
AF25
AG1
AG18
AG20
AG22
AH19
AH21
AH23
AJ11
AJ13
AJ15
AJ17
AJ27
R22
R29
U22
U26
N14
N16
P13
P15
P17
R14
R16
T15
U14
U16
T13
T17
A13
A17
A21
A25
C29
D11
D15
D19
D23
D25
F10
F14
F18
F22
G1
G4
H10
H12
H14
H16
H18
H20
H22
H24
K22
K24
K26
L23
U13
U17
AJ3
AJ5
AJ7
AJ9
U12C
A5
A9
C1
D7
F6
H8
J5
J7
K6
845MCH-DDR
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
POWER
X1X2X3X4X5X6X7
X1X2X3X4X5X6X7
2
A3
GND
A7
GND
A11
GND
A15
GND
A19
GND
A23
GND
A27
GND
D5
GND
D9
GND
D13
GND
D17
GND
D21
GND
E1
GND
E4
GND
E26
GND
E29
GND
F8
GND
F12
GND
F16
GND
F20
GND
F24
GND
G26
GND
H9
GND
H11
GND
H13
GND
H15
GND
H17
GND
H19
GND
H21
GND
J1
GND
J4
GND
J6
GND
J22
GND
J26
GND
J29
GND
K5
GND
K7
GND
K27
GND
L1
GND
L4
GND
L6
GND
L8
GND
L22
GND
L24
GND
L26
GND
M23
GND
N1
GND
N4
GND
N8
GND
N13
GND
N15
GND
N17
GND
N22
GND
N29
GND
P6
GND
P8
GND
P14
GND
P16
GND
R1
GND
R4
GND
R13
GND
R15
GND
R17
GND
R26
GND
T6
GND
T8
GND
T14
GND
T16
GND
T22
GND
U1
GND
U4
GND
U15
GND
U29
GND
V6
GND
V8
GND
V22
GND
W1
GND
W4
GND
W8
GND
W26
GND
Y6
GND
Y22
GND
AA1
GND
AA4
GND
AA8
GND
AA29
GND
AB6
GND
AB9
GND
AB10
GND
AB12
GND
AB13
GND
AB14
GND
AB15
GND
AB16
GND
AB19
GND
AB22
GND
AC1
GND
AC4
GND
AC18
GND
AC20
GND
AC21
GND
AC23
GND
AC26
GND
AD6
GND
AD8
GND
AD10
GND
X8
X8
2
MCH REFERENCE BLOCK
VTT1
VTT_GND1
VTT2
VTT_GND2
Place 1 Cap. as Close as possible to
every pin of MCH
Trace width use 15 mils and 15mils space
HVREF
C93
103P
Place 1 Cap. as Close as possible to
every pin of MCH
Trace width use 15 mils and 15mils space
Place 0.01uF Cap. as Close as possible to MCH
Trace width use 15 mils and 15mils space
C99
CB107
226P/1206
104P
C101
CB108
106P/1206
104P
HSWNG
C68
104P
BACK
C69
C70
X_103P
X_103P
HUB_MREF
C106 R176
103P
MCH Trace Decoupling Capacitors
Micro-Star
Title
Document Number
Last Revision Date:
Tuesday, October 30, 2001
1
L5 4.7UH/1206
C102
106P/1206
L4 4.7UH/1206
C98
226P/1206
VCCP
C90
C87
103P
VCCP
C71
C88
103P
X_103P
VCC1_8
C107
C108
104P
X_104P
VCC1_8
MCH & ICH2
MS-6552
Brookdale MCH1
Sheet of
1
VCC_AGP
VCC_AGP
R130
301RST
R122
150RST103P
R100
49.9RST
R99
100RST
R178
150RST
150RST
CB148
104P
CB85
104P
8 35
C72
104P
Rev
1.0
![](/html/d1/d1b3/d1b36fe9defa88f57e2b7c2b4f32d3f4e96401ddffda8e584071ee016cf74248/bg9.png)
5
MD[0..63]17
D D
C C
B B
A A
1" trace
GAD[0..31]19
GC_BE#[0..3]19
5
MD0
MD1
MD2
MD3
MD4
MD5
MD6
MD7
MD8
MD9
MD10
MD11
MD12
MD13
MD14
MD15
MD16
MD17
MD18
MD19
MD20
MD21
MD22
MD23
MD24
MD25
MD26
MD27
MD28
MD29
MD30
MD31
MD32
MD33
MD34
MD35
MD36
MD37
MD38
MD39
MD40
MD41
MD42
MD43
MD44
MD45
MD46
MD47
MD48
MD49
MD50
MD51
MD52
MD53
MD54
MD55
MD56
MD57
MD58
MD59
MD60
MD61
MD62
MD63
GAD0
GAD1
GAD2
GAD3
GAD4
GAD5
GAD6
GAD7
GAD8
GAD9
GAD10
GAD11
GAD12
GAD13
GAD14
GAD15
GAD16
GAD17
GAD18
GAD19
GAD20
GAD21
GAD22
GAD23
GAD24
GAD25
GAD26
GAD27
GAD28
GAD29
GAD30
GAD31
GC_BE#0
GC_BE#1
GC_BE#2
GC_BE#3
G28
G27
AA28
AB25
AB27
AA27
AB26
AB23
AA24
AA25
AB24
AC25
AC24
AC22
AD24
AA23
F27
C28
E28
H25
F25
B28
E27
C27
B25
C25
B27
D27
D26
E25
D24
E23
C22
E21
C24
B23
D22
B21
C21
D20
C19
D18
C20
E19
C18
E17
E13
C12
B11
C10
B13
C13
C11
D10
E10
C9
D8
E8
E11
B9
B7
C7
C6
D6
D4
B3
E6
B5
C4
E5
C3
D3
F4
F3
B2
C2
E2
G5
G3
H3
R27
R28
T25
R25
T26
T27
U27
U28
V26
V27
T23
U23
T24
U24
U25
V24
Y27
Y26
Y23
V25
V23
Y25
U12B
SDQ0
SDQ1
SDQ2
SDQ3
SDQ4
SDQ5
SDQ6
SDQ7
SDQ8
SDQ9
SDQ10
SDQ11
SDQ12
SDQ13
SDQ14
SDQ15
SDQ16
SDQ17
SDQ18
SDQ19
SDQ20
SDQ21
SDQ22
SDQ23
SDQ24
SDQ25
SDQ26
SDQ27
SDQ28
SDQ29
SDQ30
SDQ31
SDQ32
SDQ33
SDQ34
SDQ35
SDQ36
SDQ37
SDQ38
SDQ39
SDQ40
SDQ41
SDQ42
SDQ43
SDQ44
SDQ45
SDQ46
SDQ47
SDQ48
SDQ49
SDQ50
SDQ51
SDQ52
SDQ53
SDQ54
SDQ55
SDQ56
SDQ57
SDQ58
SDQ59
SDQ60
SDQ61
SDQ62
SDQ63
RCVENIN#
RCVENOUT#
G_AD0
G_AD1
G_AD2
G_AD3
G_AD4
G_AD5
G_AD6
G_AD7
G_AD8
G_AD9
G_AD10
G_AD11
G_AD12
G_AD13
G_AD14
G_AD15
G_AD16
G_AD17
G_AD18
G_AD19
G_AD20
G_AD21
G_AD22
G_AD23
G_AD24
G_AD25
G_AD26
G_AD27
G_AD28
G_AD29
G_AD30
G_AD31
G_C/BE0#
G_C/BE1#
G_C/BE2#
G_C/BE3#
845MCH-DDR
AGP
Tri-Stated
during
RSTIN#
assertion
DDR
4
SMA10
SMA11
SMA12
SCS#0
SCS#1
SCS#2
SCS#3
SDQS0
SDQS1
SDQS2
SDQS3
SDQS4
SDQS5
SDQS6
SDQS7
SDQS8
SCK#0
SCK#1
SCK#2
SCK#3
SCK#4
SCK#5
SCKE0
SCKE1
SCKE2
SCKE3
SRAS#
SCAS#
SWE#
SM_RCOMP
SD_REF0
SD_REF1
G_FRAME#
G_IRDY#
G_TRDY#
G_DEVSEL#
G_STOP#
G_PAR
G_REQ#
G_GNT#
SB_STB
SB_STB#
AD_STB0
AD_STB0#
AD_STB1
AD_STB1#
PIPE#
WBF#
AGPREF
G_RCOMP
TESTIN#
4
SMA0
SMA1
SMA2
SMA3
SMA4
SMA5
SMA6
SMA7
SMA8
SMA9
SCB0
SCB1
SCB2
SCB3
SCB4
SCB5
SCB6
SCB7
SCK0
SCK1
SCK2
SCK3
SCK4
SCK5
SBS0
SBS1
SBA0
SBA1
SBA2
SBA3
SBA4
SBA5
SBA6
SBA7
ST0
ST1
ST2
RBF#
E12
F17
E16
G18
G19
E18
F19
G21
G20
F21
F13
E20
G22
E9
F7
F9
E7
C16
D16
B15
C14
B17
C17
C15
D14
F26
C26
C23
B19
D12
C8
C5
E3
E15
E14
F15
J24
G25
G6
G7
G15
G14
E24
G24
H5
F5
G23
E22
H23
F23
F11
G8
G11
G12
G13
J28
J9
J21
Y24
W27
W24
W28
W23
W25
AG24
AH25
AH28
AH27
AG28
AG27
AE28
AE27
AE24
AE25
AF27
AF26
AG25
AF24
AG26
R24
R23
AC27
AC28
AF22
AE22
AE23
AA21
AD25
H26
DDRMA0
DDRMA1
DDRMA2
DDRMA3
DDRMA4
DDRMA5
DDRMA6
DDRMA7
DDRMA8
DDRMA9
DDRMA10
DDRMA11
DDRMA12
CS#0
CS#1
CS#2
CS#3
CB0
CB1
CB2
CB3
CB4
CB5
CB6
CB7
SDQS0
SDQS1
SDQS2
SDQS3
SDQS4
SDQS5
SDQS6
SDQS7
SDQS8
DCLK0
DCLK#0
DCLK1
DCLK#1
DCLK2
DCLK#2
DCLK3
DCLK#3
DCLK4
DCLK#4
DCLK5
DCLK#5
DDRCKE0
DDRCKE1
DDRCKE2
DDRCKE3
RASA#
CASA#
WEA#
BS0
BS1
MRCOMP
DIMMREF
SBA0
SBA1
SBA2
SBA3
SBA4
SBA5
SBA6
SBA7
ST0
ST1
ST2
CB224 X_104P
R165 40.2RST
R168 X_4.7K
DDRMA[0..12] 17
CS#[0..3] 17
CB[0..7] 17
SDQS[0..8] 17
DCLK0 16,17
DCLK#0 16,17
DCLK1 16,17
DCLK#1 16,17
DCLK2 16,17
DCLK#2 16,17
DCLK3 16,17
DCLK#3 16,17
DCLK4 16,17
DCLK#4 16,17
DCLK5 16,17
DCLK#5 16,17
DDRCKE[0..3] 16,18
RASA# 17
CASA# 17
WEA# 17
BS0 17
BS1 17
GFRAME# 19
GIRDY# 19
GTRDY# 19
GDEVSEL# 19
GSTOP# 19
GPAR 19
GREQ# 19
GGNT# 19
SBA[0..7] 19
SB_STB 19
SB_STB# 19
ST[0..2] 19
GAD_STB0 19
GAD_STB#0 19
GAD_STB1 19
GAD_STB#1 19
PIPE# 19
RBF# 19
WBF# 19
AGPREF 19
VCC1_8
3
2
1
MCH REFERENCE VOLTAGE
DDR_VTT
MRCOMP
C329 104P
R740
33RST
C239
104P
DIMMREF
X_104P
DIMMREF
C95
C97
104P
BACK
MCH DECOUPLING CAPACITOR
VCC1_8 VCC_DIMMVCCP VCC_AGP
C21
104P
X_104P/0805
X_104P/0805
CB117
105P
CB116
104P
CB225
CB221
Micro-Star
Document Number
Last Revision Date:
Wednesday, October 31, 2001
CB114
104P
CB115
104P
CB126
104P
CB118
104P
CB106
104P
Title
104PC105
C104 105P
MS-6552
Brookdale MCH 2
Sheet of
1
CB89
104P
CB76
104P
CB101
104P
CB86
104P
CB78
104P
CB84
104P
CB81
104P
AGPREF
Rev
1.0
9 35
CB93
105P
CB98
104P
CB94
104P
CB97
104P
CB100
103P
CB96
106P/1206
CB90
106P/1206
EMI
VCC5
104PC211
104PC208
104PC8
VCC_DIMM VCC5
BACK
VCCP
VCC_AGP
3
CB219
X_104P
CB222
X_104P
CB220
X_104P
CB227
X_104P
CB223
X_104P
CB226
X_104P
VCC_DIMM
2
![](/html/d1/d1b3/d1b36fe9defa88f57e2b7c2b4f32d3f4e96401ddffda8e584071ee016cf74248/bga.png)
ICH2 PCI / HUB LINK / CPU / LAN / INTERRUPT SIGNALS
VCC1_8
D10D2E5
K19
L19P5V9
VCC1.8
VCC1.8
VCC1.8
VCC1.8
VCC1.8
VCC1.8
GND1
GND2
GND3
GND4
GND5
A1A2A10B1B2B3B9
E14
GND6
AD[0..31]20,27
C_BE#[0..3]20,27
DEVSEL#20,27
FRAME#20,27
PLOCK#20
ICH_PCLK5
PCIRST#5
CS15
DIN15
DOUT15
SHCLK15
AD0
AD1
AD2
AD3
AD4
AD5
AD6
AD7
AD8
AD9
AD10
AD11
AD12
AD13
AD14
AD15
AD16
AD17
AD18
AD19
AD20
AD21
AD22
AD23
AD24
AD25
AD26
AD27
AD28
AD29
AD30
AD31
C_BE#0
C_BE#1
C_BE#2
C_BE#3
IRDY#20,27
TRDY#20,27
STOP#20,27
PAR20,27
SERR#20,27
PERR#20,27
PME#19,20,27
REQA#
GNTA#
DOUT
DOUT
R719 X_10K
AA4
AB4
AB3
AA5
AB5
AA6
AA8
AB8
AB9
W10
AA10
AA3
AB6
AA9
AB7
AA7
W11
AA15
Y4
W5
W4
Y5
Y3
W6
W3
Y6
Y2
Y1
V2
V1
U4
W9
U3
Y9
U2
U1
T4
Y10
T3
Y8
V3
W8
V4
W1
W2
W7
Y7
Y15
M3
L2
F4
G4
H3
H4
J1
K4
K3
J4
J3
U17A
AD0
AD1
AD2
AD3
AD4
AD5
AD6
AD7
AD8
AD9
AD10
AD11
AD12
AD13
AD14
AD15
AD16
AD17
AD18
AD19
AD20
AD21
AD22
AD23
AD24
AD25
AD26
AD27
AD28
AD29
AD30
AD31
CBE#0
CBE#1
CBE#2
CBE#3
DEVSEL#
FRAME#
IRDY#
TRDY#
STOP#
PAR
PLOCK#
SERR#
PERR#
PME#
GPIO0/REQA#
GPIO16/GNTA#
PCICLK
PCIRST#
NC12
NC13
NC14
NC15
NC16
EE_CS
EE_DIN
EE_DOUT
EE_SHCLK
VCC1.8
VCC3
E15
E16
E17
E18
F18
G18
H18
J18
P18
R18R5T5U5V5V6V7V8V14
VCC3
VCC3
VCC3
VCC3
VCC3
VCC3
VCC3
VCC3
VCC3
VCC3
VCC3
VCC3
VCC3
GND7
GND8
GND9
GND10
GND11
GND12
GND13
GND14
GND15
GND16
GND17
GND18
B10C2C3C4C9D5D6D7D8D9E6E7E8E9J9
GND19
VCC3
VCC3
GND20
GND21
VCC3
VCC3
GND22
GND23
J10
VCC3
GND24
J11
J12
VCC1_8SB
V15
V16H5J5
VCCSUS1_8
VCCSUS1_8
GND25
GND26
GND27
J13
J14K9K10
A22
VCCSUS1_8
VCCSUS1_8
VCCSUS1_8
GND28
GND29
GND30
GND31
K11
K12
K13
B21
B22C1D1D3E1E2E3
GND68
GND69
GND70
GND71
GND32
GND33
GND58
GND59
K14J2K1
AA1
AA2
E4
NC5
NC6
NC8
NC9
CPUSLP#
NC10
NC11
NC17
FERR#
IGNNE#
STPCLK#
A20GATE
HL_STB
HL_STB#
HLCOMP
HUBREF
PIRQA#
PIRQB#
PIRQC#
PIRQD#
APICCLK
APICD0
APICD1
SERIRQ
REQ0#
REQ1#
REQ2#
REQ3#
LAN_RSTSYNC
GND62
GND63
GND64
AB1
AB2
AB21
LAN_RXD0
LAN_RXD1
LAN_RXD2
LAN_TXD0
LAN_TXD1
LAN_TXD2
GND65
ICH2-B5
REQ4#
GNT0#
GNT1#
GNT2#
GNT3#
GNT4#
LAN_CLK
GND67
GND66
GPIO1/REQB#/REQ5#
GPIO17/GNTB#/GNT5#
GND60
GND61
AA21
AA22
A20M#
INIT#
INTR
NMI
SMI#
RCIN#
HL10
HL11
IRQ14
IRQ15
A20M#
D11
A12
FERR#
R22
A11
C12
C11
B11
SMI#
B12
C10
KB_RST#
B13
A20GATE#
C13
HL0
A4
HL0
HL1
HL2
HL3
HL4
HL5
HL6
HL7
HL8
HL9
B5
A5
B6
B7
A8
B8
A9
C8
C6
C7
C5
A6
A7
A3
B4
P1
P2
P3
N4
F21
C16
N20
P22
N19
N21
R2
R3
T1
AB10
P4
L3
M2
M1
R4
T2
R1
L4
G3
H2
G2
G1
H1
F3
F2
F1
A21
AB22
HL1
HL2
HL3
HL4
HL5
HL6
HL7
HL8
HL9
HL10
R221 40.2RST
HUB_IREF
APIC_D0
APIC_D1
SERIRQ
PREQ#0
PREQ#1
PREQ#2
PREQ#3
PREQ#4
PREQ#5
PGNT#0
PGNT#1
PGNT#2
PGNT#3
PGNT#4
PGNT#5
A20M# 6
SLP# 6
FERR# 6
IGNNE# 6
HINIT# 6,15
INTR 6
NMI 6
STPCLK# 6
KB_RST# 12
A20GATE# 12
HL[0..10] 8
This resistor less than 0.5"
from ICH use 15 mils trace
HL_STB 8
HL_STB# 8
VCC1_8
INTA# 19,20
INTB# 19,20
INTC# 20,27
INTD# 20
IRQ14 5
IRQ15 5
SERIRQ 12,20
PREQ#[0..5] 20,27
PGNT#[0..5] 20,27
LAN_PCLK 15
RST 15
RXD0 15
RXD1 15
RXD2 15
TXD0 15
TXD1 15
TXD2 15
ICH2 SMI# SIGNAL
SMI#
R218 33
HSMI# 6
100PC143
ICH2 STRAPPING RESISTORS
FERR#
SERIRQ
KB_RST#
A20GATE#
REQA#
GNTA#
APIC_D0
APIC_D1
R279 62
R256 8.2K
R219 10K
R220 10K
R284 2.7K
R272 X_2.7K
R270 10K
R725 10K
VCCP
VCC3
VCC3
VCC5
VCC3
ICH2 REFERENCE VOLTAGE
VCC1_8
HUB_IREF
C142 R222
103P
C141
104P
C140
X_104P
R223
150RST
150RST
ICH2 DECOUPLING CAPACITORS
VCC3
VCC1_8SBVCC1_8
Place Cap. as Close as possible to ICH2
Trace width use 15 mils and 15mils space
CB171
104P
CB184
CB146
CB170
CB167
104P
104P
104P
Place one 0.1U/0.01U pair in each corner and
2 on opposite sides close to ICH2 if it fit
CB141 CB157
104P
CB142
103P
CB134
CB140
104P
104P103P
Distribute near the 1.8V
power pin of the ICH2
CB158
104P
104P
Distribute near the VCC1_8SB
Power pin of the ICH2
Micro-Star
Title
Document Number
Last Revision Date:
Tuesday, October 30, 2001
MS-6552
Brookdale ICH2 PCI
Sheet of
Rev
0A
10 35
![](/html/d1/d1b3/d1b36fe9defa88f57e2b7c2b4f32d3f4e96401ddffda8e584071ee016cf74248/bgb.png)
ICH2 ASIC / RTC / AC'97 / GPIO / LPC / USB / IDE SIGNALS
CB181
104P
AA13
W16
AB18
W21
AA17
AA18
AA16
AB16
AB17
W22
W14
AB15
AB14
AA14
W12
AB13
AB12
AA12
W13
AB11
W17
AB19
AA19
W18
AB20
AA20
W19
W20
U17B
THRM#
SLP_S3#
SLP_S5
R20
PWROK
A13
CPUPWRGD
B15
VRMPWRGD
PWRBTN#
RI#
R21
RSMRST#
Y16
RSM_PWROK
Y17
SUSSTAT#
SUSCLK
SMBDATA
SMBCLK
GPIO11/SMBALERT#
U19
SMLINK0
V20
SMLINK1
T19
INTRUDER#
T20
RTCRST#
T21
VBIAS
U22
RTCX1
T22
RTCX2
D4
CLK66
M19
CLK14
P20
CLK48
V22
AC_RST#
P19
AC_SYNC
R19
AC_BITCLK
P21
AC_SDOUT
Y22
AC_SDIN0
AC_SDIN1
N22
SPKR
GPIO12
GPIO13
L1
GPIO21
B14
GPIO22
A14
GPIO23
GPIO27
GPIO28
Y12
LAD0/FWH0
LAD1/FWH1
LAD2/FWH2
LAD3/FWH3
FS0
Y13
LDRQ0#
LDRQ1#
LFRAME#/FWH4
USBP0+
Y18
USBP0USBP1+
USBP1USBP2+
Y19
USBP2USBP3+
USBP3OC0#
Y20
OC1#
Y21
OC2#
OC3#
RTC_VCC
RING#26
SPKR21
GP2315
OC#022
OC#122
VCCP VCC5_SB
CB147
104P
THRM#
PWR_GD
VRM_GD
RING#
RSMRST#
SMB_ALERT
INTRUDER#
RTCRST#
VBIAS
RTCX2
R261 33
SIO_PME#
GP23
R327 X_10K
VCC3_SB
CB193
104P
THRM#12
SLP_S3#12,24
SLP_S5#24
PWR_GD21
CPU_GD6
VRM_GD25
PWRBTN#12
RSMRST#12
SUSCLK12
SMBDATA5,12,15,16
SMBCLK5,12,15,16
SM_LNK020
SM_LNK120
ICH_665
ICH_145
ICH_485
AC_RST#15
AC_SYNC13,15
AC_BCLK13,15
AC_SDOUT13,15
AC_SDIN013,15
AC_SDIN115
EXTSMI#21
SIO_PME#12
LAD0/FWH012,15
LAD1/FWH112,15
LAD2/FWH212,15
LAD3/FWH312,15
LDRQ#12
LFRAME#/FWH412,15
USBP0+22
USBP0-22
USBP1+22
USBP1-22
USBP2+22
USBP2-22
USBP3+22
USBP3-22
CB143
104P
Distribute near the VCC3_SB power pin of the ICH
VCC3_SB
RTC_VCC
U21
T18
U18
F5G5V17
V18
VCCRTC
VCC3SUS1
VCC3SUS2
VCC3SUS4
VCC3SUS5
VCC3SUS6
VCC3SUS7
GND34
GND35
GND36
GND37
GND38
GND39
GND40
GND41
GND42
GND43
GND44
GND45
L9
L10
L11
L12
L13
L14M9M10
M11
M12
M13
M14N9N10
GND46
ICH2 DECOUPLING CAPACITOR
VCC5_SBVCC5
CB169
103P
CB179
104P
VCCP VCC5_SB
D12
D13
V19K2M20
VCPU_IO1
VCPU_IO2
GND47
GND48
GND49
GND50
GND51
GND52
N11
N12
N13
N14P9P10
CB180
104P
VCC5REF1
VCC5REF2
VCC5REF_SUS
GPIO2/PIRQE#
GPIO3/PIRQF#
GPIO4/PIRQG#
GPIO5/PIRQH#
GND53
GND54
GND55
GND56
GND57
ICH2-B5
P11
P12
P13
P14
SM5817S
PDCS1#
SDCS1#
PDCS3#
SDCS3#
PDA0
PDA1
PDA2
SDA0
SDA1
SDA2
PDDREQ
SDDREQ
PDDACK#
SDDACK#
PDIOR#
SDIOR#
PDIOW#
SDIOW#
PIORDY
SIORDY
PDD0
PDD1
PDD2
PDD3
PDD4
PDD5
PDD6
PDD7
PDD8
PDD9
PDD10
PDD11
PDD12
PDD13
PDD14
PDD15
SDD0
SDD1
SDD2
SDD3
SDD4
SDD5
SDD6
SDD7
SDD8
SDD9
SDD10
SDD11
SDD12
SDD13
SDD14
SDD15
GPIO6
GPIO7
GPIO8
GPIO18
GPIO19
GPIO20
GPIO24
GPIO25
TP0
VCC5_SB
VCC5VCC3
D14
E21
C15
E19
D15
F20
F19
E22
A16
D16
B16
G22
B18
F22
B17
G19
D17
G21
C17
G20
A17
H19
H22
J19
J22
K21
L20
M21
M22
L22
L21
K22
K20
J21
J20
H21
H20
D18
B19
D19
A20
C20
C21
D22
E20
D21
C22
D20
B20
C19
A19
C18
A18
U20
N3
N2
N1
M4
Y11
AA11
Y14
A15
D14
C14
V21
W15
CB161
104P
R257
1K
CB156
104P
PDD0
PDD1RTCX1
PDD2
PDD3
PDD4
PDD5
PDD6
PDD7
PDD8
PDD9
PDD10
PDD11
PDD12
PDD13
PDD14
PDD15
SDD0
SDD1
SDD2
SDD3
SDD4
SDD5
SDD6
SDD7
SDD8
SDD9
SDD10
SDD11
SDD12
SDD13
SDD14
SDD15
BATLOW#
GP6
GP7
PD_CS#1 5
SD_CS#1 5
PD_CS#3 5
SD_CS#3 5
PD_A0 5
PD_A1 5
PD_A2 5
SD_A0 5
SD_A1 5
SD_A2 5
PD_DREQ 5
SD_DREQ 5
PD_DACK# 5
SD_DACK# 5
PD_IOR# 5
SD_IOR# 5
PD_IOW# 5
SD_IOW# 5
PD_IORDY 5
SD_IORDY 5
PDD[0..15] 5
SDD[0..15] 5
INTE# 20
INTF# 20,27
INTG# 20
INTH# 20
GP6 15
LAN_WAKE 26
STRCTRL 26
R331
1.5K
R340
4.7K
D21
VBAT
SM5817S
PROCHOT BLOCK
R211 4.7K
VCCP
PROCHOT#6
PD_IORDY
SD_IORDY
PD_DREQ
SD_DREQ
INTRUDER#
RSMRST#
SPKR
PWR_GD
THRM#
VRM_GD
SIO_PME#
RING#
RSMRST#
PWRBTN#
D19
1N4148S
D20
SM5817S
R288
1K
BAT1
R133 4.7K
R224 4.7K
R97 5.6K
R225 5.6K
R280 10K
R365 10K
R260 X_10K
R273 8.2K
R345 10K
R216 X_10K
R377 4.7K
R367 8.2K
R366 1K
R329 X_10K
RTC_VCC
R713
1K
R411 300K
C215
THRM#
Q32
2N3904S
473P
C174
15P
X_103P
473PC167
R277
20M
R274
5.6M
ICH2 STRAPPING RESISTORS
RTC_VCC
VCC3
VCC3
VCC3_SB
Micro-Star
Document Number
Last Revision Date:
Tuesday, October 30, 2001
RTC BLOCK
JBAT1 Clear CMOS
1
2
3
R410
1K
R293 10MR317 10M
X2
32.768KHZ
RTC_VCC
X_1N4148S
C315
D26
SM_LNK0
SM_LNK1
BATLOW#
EXTSMI#
SLP_S3#
SMB_ALERT
GP23
GP7
Title
MS-6552
Brookdale ICH2 Other
Normal1 - 2
Clear CMOS2 - 3
JBAT1
YJ103
RTCRST#
VBIAS
RTCX1
RTCX2
C170
15P
X4
4
VCC
2 3
GNDOUT
X_32.768Khz
RN28
8P4R-4.7K
1 2
3 4
5 6
7 8
RN32
8P4R-10K
1 2
3 4
5 6
7 8
RN31
8P4R-4.7K
1 2
3 4
5 6
7 8
Sheet of
*
1
NC
VCC3_SBVCC3
VCC3_SB
VCC3
11 35
RTCX1
Rev
0A