This manual provides sufficient information to enable qualified service technicians to troubleshoot and repair ASTRO®
Digital Spectra
For the most part, the information in this manual pertains to both ASTRO Digital Spectra and ASTRO Digital Spectra Plus
radios. Exceptions are clearly noted where they occur.
For details on radio operation or basic troubleshooting, refer to the applicable manuals available separately. A list of related
publications is provided in the section, “Related Publications,” on page xiv.
®
and ASTRO Digital Spectra Plus mobile radios (models W3, W4, W5, W7, and W9) to the component level.
Product Safety and RF Exposure Compliance
Before using this product, read the operating instructions
!
C a u t i o n
for safe usage contained in the Product Safety and RF
Exposure booklet enclosed with your radio.
ATTENTION!
This radio is restricted to occupational use only to satisfy FCC RF energy exposure requirements.
Before using this product, read the RF energy awareness information and operating instructions in the
Product Safety and RF Exposure booklet enclosed with your radio (Motorola Publication part number
68P81095C99) to ensure compliance with RF energy exposure limits.
Manual Revisions
Changes which occur after this manual is printed are described in FMRs (Florida Manual Revisions). These FMRs provide
complete replacement pages for all added, changed, and deleted items, including pertinent parts list data, schematics, and
component layout diagrams.
Computer Software Copyrights
The Motorola products described in this manual may include copyrighted Motorola computer programs stored in
semiconductor memories or other media. Laws in the United States and other countries preserve for Motorola certain
exclusive rights for copyrighted computer programs, including, but not limited to, the exclusive right to copy or reproduce in
any form the copyrighted computer program. Accordingly, any copyrighted Motorola computer programs contained in the
Motorola products described in this manual may not be copied, reproduced, modified, reverse-engineered, or distributed in
any manner without the express written permission of Motorola. Furthermore, the purchase of Motorola products shall not
be deemed to grant either directly or by implication, estoppel, or otherwise, any license under the copyrights, patents or
patent applications of Motorola, except for the normal non-exclusive license to use that arises by operation of law in the
sale of a product.
Document Copyrights
No duplication or distribution of this document or any portion thereof shall take place without the express written permission
of Motorola. No part of this manual may be reproduced, distributed, or transmitted in any form or by any means, electronic
or mechanical, for any purpose without the express written permission of Motorola.
Disclaimer
The information in this document is carefully examined, and is believed to be entirely reliable. However, no responsibility is
assumed for inaccuracies. Furthermore, Motorola reserves the right to make changes to any products herein to improve
readability, function, or design. Motorola does not assume any liability arising out of the applications or use of any product
or circuit described herein; nor does it cover any license under its patent rights nor the rights of others.
Trademarks
MOTOROLA, the Stylized M logo, ASTRO, and Spectra are registered in the US Patent & Trademark Office. All other
products or service names are the property of their respective owners.
Product Safety and RF Exposure Compliance ............................................................................................ii
Manual Revisions ........................................................................................................................................ ii
Disclaimer.................................................................................................................................................... ii
Trademarks ................................................................................................................................................. ii
Limited Warranty ....................................................................................................................................... xv
MOTOROLA COMMUNICATION PRODUCTS ............................................................................... xv
I. What This Warranty Covers And For How Long ....................................................................xv
II. General Provisions ................................................................................................................xv
III. State Law Rights ................................................................................................................. xvi
IV. How To Get Warranty Service ............................................................................................ xvi
V. What This Warranty Does Not Cover................................................................................... xvi
VI. Patent And Software Provisions ........................................................................................ xvii
VII. Governing Law.................................................................................................................. xvii
Model Numbering, Charts, and Specifications.........................................xix
Mobile Radio Model Numbering Scheme ................................................................................................. xix
ASTRO Digital Spectra Motorcycle 15 Watt (Ranges 1 and 2) Model Chart............................................. xx
ASTRO Digital Spectra Motorcycle 15 Watt (Ranges 3 and 3.5) Model Chart......................................... xxi
ASTRO Digital Spectra VHF 10–25 Watt Model Chart............................................................................ xxii
ASTRO Digital Spectra VHF 10–25 and 50–110 Watt Model Chart....................................................... xxiii
ASTRO Digital Spectra UHF 10–25 Watt Model Chart ........................................................................... xxv
ASTRO Digital Spectra UHF 20–40 Watt Model Chart .......................................................................... xxvi
ASTRO Digital Spectra UHF 50–110 Watt Model Chart .......................................................................xxviii
ASTRO Digital Spectra 800 MHz Model Chart........................................................................................ xxx
ASTRO Digital Spectra Plus VHF 25–50 and 50–110 Watt Model Chart............................................... xxxi
ASTRO Digital Spectra Plus 800 MHz Model Chart..............................................................................xxxiii
VHF Radio Specifications...................................................................................................................... xxxv
UHF Radio Specifications..................................................................................................................... xxxvi
800 MHz Radio Specifications..............................................................................................................xxxvii
2.11 Radio Power .................................................................................................................................. 2-8
2.11.1 General ............................................................................................................................. 2-8
2.11.2 B+ Routing for ASTRO Spectra VOCON Board ............................................................... 2-9
Chapter 3Theory of Operation............................................................ 3-1
Spectra VHF VCO Section Detailed Service Manual Supplement............................................... 68P81074C48
Spectra High-Power Power Amplifier Detailed Service Manual Supplement............................... 68P81077C25
Spectra Systems 9000 Control Unit Detailed Service Manual Supplement................................. 68P81077C30
Spectra A5 and A7 Control Head Instruction Manual....................................................................68P81109C33
Spectra A4 Control Head Instruction Manual ...............................................................................68P81109C34
July 1, 200268P81076C25-C
Page 15
Commercial Warranty
Limited Warranty
MOTOROLA COMMUNICATION PRODUCTS
I. What This Warranty Covers And For How Long
MOTOROLA INC. (“MOTOROLA”) warrants the MOTOROLA manufactured Communication
Products listed below (“Product”) against defects in material and workmanship under normal use and
service for a period of time from the date of purchase as scheduled below:
Motorola, at its option, will at no charge either repair the Product (with new or reconditioned parts),
replace it (with a new or reconditioned Product), or refund the purchase price of the Product during
the warranty period provided it is returned in accordance with the terms of this warranty. Replaced
parts or boards are warranted for the balance of the original applicable warranty period. All replaced
parts of Product shall become the property of MOTOROLA.
This express limited warranty is extended by MOTOROLA to the original end user purchaser only
and is not assignable or transferable to any other party. This is the complete warranty for the Product
manufactured by MOTOROLA. MOTOROLA assumes no obligations or liability for additions or
modifications to this warranty unless made in writing and signed by an officer of MOTOROLA.
Unless made in a separate agreement between MOTOROLA and the original end user purchaser,
MOTOROLA does not warrant the installation, maintenance or service of the Product.
MOTOROLA cannot be responsible in any way for any ancillary equipment not furnished by
MOTOROLA which is attached to or used in connection with the Product, or for operation of the
Product with any ancillary equipment, and all such equipment is expressly excluded from this
warranty. Because each system which may use the Product is unique, MOTOROLA disclaims
liability for range, coverage, or operation of the system as a whole under this warranty.
II. General Provisions
ASTRO Digital Spectra and Digital Spectra
Plus Units
Product AccessoriesOne (1) Year
One (1) Year
This warranty sets forth the full extent of MOTOROLA'S responsibilities regarding the Product.
Repair, replacement or refund of the purchase price, at MOTOROLA's option, is the exclusive
remedy. THIS WARRANTY IS GIVEN IN LIEU OF ALL OTHER EXPRESS WARRANTIES. IMPLIED
WARRANTIES, INCLUDING WITHOUT LIMITATION, IMPLIED WARRANTIES OF
MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, ARE LIMITED TO THE
DURATION OF THIS LIMITED WARRANTY. IN NO EVENT SHALL MOTOROLA BE LIABLE FOR
DAMAGES IN EXCESS OF THE PURCHASE PRICE OF THE PRODUCT, FOR ANY LOSS OF
USE, LOSS OF TIME, INCONVENIENCE, COMMERCIAL LOSS, LOST PROFITS OR SAVINGS
OR OTHER INCIDENTAL, SPECIAL OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE
USE OR INABILITY TO USE SUCH PRODUCT, TO THE FULL EXTENT SUCH MAY BE
DISCLAIMED BY LAW.
Page 16
xviCommercial Warranty
III. State Law Rights
SOME STATES DO NOT ALLOW THE EXCLUSION OR LIMITATION OF INCIDENTAL OR
CONSEQUENTIAL DAMAGES OR LIMITATION ON HOW LONG AN IMPLIED WARRANTY
LASTS, SO THE ABOVE LIMITATION OR EXCLUSIONS MAY NOT APPLY.
This warranty gives specific legal rights, and there may be other rights which may vary from state to
state.
IV. How To Get Warranty Service
You must provide proof of purchase (bearing the date of purchase and Product item serial number)
in order to receive warranty service and, also, deliver or send the Product item, transportation and
insurance prepaid, to an authorized warranty service location. Warranty service will be provided by
Motorola through one of its authorized warranty service locations. If you first contact the company
which sold you the Product, it can facilitate your obtaining warranty service. You can also call
Motorola at 1-888-567-7347 US/Canada.
V. What This Warranty Does Not Cover
A. Defects or damage resulting from use of the Product in other than its normal and customary
manner.
B. Defects or damage from misuse, accident, water, or neglect.
C. Defects or damage from improper testing, operation, maintenance, installation, alteration,
modification, or adjustment.
D. Breakage or damage to antennas unless caused directly by defects in material workmanship.
E. A Product subjected to unauthorized Product modifications, disassemblies or repairs (includ-
ing, without limitation, the addition to the Product of non-Motorola supplied equipment) which
adversely affect performance of the Product or interfere with Motorola's normal warranty
inspection and testing of the Product to verify any warranty claim.
F.Product which has had the serial number removed or made illegible.
G. Rechargeable batteries if:
H. any of the seals on the battery enclosure of cells are broken or show evidence of tampering.
I.the damage or defect is caused by charging or using the battery in equipment or service other
than the Product for which it is specified.
J.Freight costs to the repair depot.
K. A Product which, due to illegal or unauthorized alteration of the software/firmware in the Prod-
uct, does not function in accordance with MOTOROLA's published specifications or the FCC
type acceptance labeling in effect for the Product at the time the Product was initially distributed from MOTOROLA.
L.Scratches or other cosmetic damage to Product surfaces that does not affect the operation of
the Product.
M. Normal and customary wear and tear.
June 28, 200268P81076C25-C
Page 17
Commercial Warrantyxvii
VI. Patent And Software Provisions
MOTOROLA will defend, at its own expense, any suit brought against the end user purchaser to the
extent that it is based on a claim that the Product or parts infringe a United States patent, and
MOTOROLA will pay those costs and damages finally awarded against the end user purchaser in
any such suit which are attributable to any such claim, but such defense and payments are
conditioned on the following:
A. that MOTOROLA will be notified promptly in writing by such purchaser of any notice of such
claim;
B. that MOTOROLA will have sole control of the defense of such suit and all negotiations for its
settlement or compromise; and
C. should the Product or parts become, or in MOTOROLA's opinion be likely to become, the
subject of a claim of infringement of a United States patent, that such purchaser will permit
MOTOROLA, at its option and expense, either to procure for such purchaser the right to continue using the Product or parts or to replace or modify the same so that it becomes noninfringing or to grant such purchaser a credit for the Product or parts as depreciated and accept
its return. The depreciation will be an equal amount per year over the lifetime of the Product
or parts as established by MOTOROLA.
MOTOROLA will have no liability with respect to any claim of patent infringement which is based
upon the combination of the Product or parts furnished hereunder with software, apparatus or
devices not furnished by MOTOROLA, nor will MOTOROLA have any liability for the use of ancillary
equipment or software not furnished by MOTOROLA which is attached to or used in connection with
the Product. The foregoing states the entire liability of MOTOROLA with respect to infringement of
patents by the Product or any parts thereof.
Laws in the United States and other countries preserve for MOTOROLA certain exclusive rights for
copyrighted MOTOROLA software such as the exclusive rights to reproduce in copies and distribute
copies of such Motorola software. MOTOROLA software may be used in only the Product in which
the software was originally embodied and such software in such Product may not be replaced,
copied, distributed, modified in any way, or used to produce any derivative thereof. No other use
including, without limitation, alteration, modification, reproduction, distribution, or reverse
engineering of such MOTOROLA software or exercise of rights in such MOTOROLA software is
permitted. No license is granted by implication, estoppel or otherwise under MOTOROLA patent
rights or copyrights.
VII. Governing Law
This Warranty is governed by the laws of the State of Illinois, USA.
68P81076C25-CJune 28, 2002
Page 18
xviiiCommercial Warranty
This Page Intentionally Left Blank
June 28, 200268P81076C25-C
Page 19
Model Numbering, Charts, and Specificationsxix
Model Numbering, Charts, and Specifications
Mobile Radio Model Numbering Scheme
Typical Model Number:
Position:
Position 1 - Type of Unit
D = Dash-Mounted Mobile Radio
M = Motorcycle Mobile Radio
T =Trunk-Mounted Mobile Radio
Positions 2 & 3 - Model Series
04 = ASTRO
Position 4 - Frequency Band
Less than 29.7MHz
A
=
29.7 to 35.99MHz
B
=
36 to 41.99MHz
C
=
42 to 50MHz
D
=
66 to 80MHz
F
=
74 to 90MHz
G
=
Product Specific
H
=
136 to 162MHz
J
=
146 to 178MHz
K
=
174 to 210MHz
L
=
190 to 235MHz
M
=
Values given represent range only; they are
not absolute.
Position 5 - Power Level
0 to 0.7 Watts
A
=
0.7 to 0.9 Watts
B
=
1.0 to 3.9 Watts
C
=
4.0 to 5.0 Watts
D
=
5.1 to 6.0 Watts
E
=
6.1 to 10 Watts
F
=
Position 6 - Physical Packages
RF Modem Operation
A
=
Receiver Only
B
=
Standard Control; No Display
C
=
Standard Control; With Display
D
=
Limited Keypad; No Display
E
=
Limited Keypad; With Display
F
=
Full Keypad; No Display
G
=
Full Keypad; With Display
H
=
Limited Controls; No Display
J
=
Limited Controls; Basic Display
K
=
Limited Controls; Limited Display
L
=
Rotary Controls; Standard Display
M
=
Enhanced Controls; Enhanced Display
N
=
Low Profile; No Display
P
=
Low Profile; Basic Display
Q
=
Low Profile; Basic Display, Full Keypad
R
=
Position 7 - Channel Spacing
1 = 5kHz
2 = 6.25kHz
3 = 10kHz
4 = 12.5kHz
T04S LF 9 P W 7 A N S P 0 1
123 4 5 6 7 8 9 10111213141516
X = Item Included
_ = the latest version kit. When ordering a kit, refer to your specific kit for the suffix number.
* = kit not available. Order piece parts from the Accessories and Aftermarket Division.
XHLN6459_Interface Board
XXXX HLN6523_*W7 Button Kit
X
X
XXXHLN6548_*W5 Button Kit
XXHLN6549_*W4 Button Kit
XXXXXXXXXX HLN6562_Motorcycle Command Board Kit
XXXXXXX HLN6563_Motorcycle Control Head
XXXHLN6571_Spare Button Kit
XXXXXXXXXX HMN1079_Weatherproof Microphone
XHRD6001_VHF Receiver Board, Range 1, Standard
XXXHRD6002_VHF Receiver Board, Range 2, Standard
XXXHRE6002_UHF Receiver Board, Range 2, Standard
XXX HRF6004_800 MHz FX Front-End
XXXHRN4009_VHF RF Board
XXXHRN4010_UHF RF Board
XHRN6014_VHF RF Board, ASTRO
XXX HRN6019_800 MHz RF Board, ASTRO
XXXXXXXXXX HSN6003_Weatherproof Speaker
XXXPMLN4019_W4 Motorcycle Control Head
XRAE4024_UHF Antenna, Quarterwave
XXX RAF4011_800 MHz Antenna, 3 dB Gain
HLN6454_Motorcycle Control Head Board Kit
July 1, 200268P81076C25-C
Page 21
Model Numbering, Charts, and Specificationsxxi
ASTRO Digital Spectra Motorcycle 15 Watt (Ranges 3 and 3.5) Model
Chart
Model NumberDescription
M04RGF9PW4ANSP02Model W4 (450-482 MHz), Range 3, 15 Watt, 128 Channels
M04RGF9PW5ANSP02Model W5 (450-482 MHz), Range 3, 15 Watt, 128 Channels
M04RGF9PW4ANSP01Model W4 (453-488 MHz), Range 3.5, 15 Watt, 128 Channels
M04RGF9PW5ANSP01Model W5 (453-488 MHz), Range 3.5, 15 Watt, 128 Channels
M04RGH9PW7ANSP01Model W7 (453-488 MHz), Range 3.5, 15 Watt, 128 Channels
Item No.Description
XXXXXHKN6062_Cable, Control Head to Radio
X
XHLE6000_UHF VCO Carrier, Range 3
XXXHLE6000DSP01UHF VCO Carrier, Range 3.5
XHLE6043_UHF RF Power Amplifier Board, Range 3, 40-Watt
X
XXXHLE6043CSP01UHF RF Power Amplifier Board, Range 3.5, 40-Watt
X
XHLE6103_UHF VCO Hybrid, Range 3
XXXHLE6103BSP01UHF VCO Hybrid, Range 3.5
X
XXXXHLN1368_White Motorcycle Enclosure and Hardware
XHLN6549_*W4 Button Kit
XXXXHLN6562_Motorcycle Command Board Kit
XXXHLN6563_Motorcycle Control Head
XXXXHLN6571_Spare Button Kit
XXXXHMN1079_Weatherproof Microphone
XHRE6003_UHF Receiver Board, Range 3, Standard
XXXHRE6003BSP01UHF Receiver Board, Range 3.5, Standard
XXXXHRN6020_UHF RF Board, ASTRO
XXXXHSN6003_Weatherproof Speaker
XPMLN4019_W4 Motorcycle Control Head
XXXXRAE4024_UHF Antenna, Quarterwave
X = Item Included
_ = the latest version kit. When ordering a kit, refer to your specific kit for the suffix number.
* = kit not available. Order piece parts from the Accessories and Aftermarket Division.
XXXXHLN6193_Emergency/MPL Field Option Button Kit
XXHLN6548_*SMARTNET Button Kit
X
X
X
X = Item Included
_ = the latest version kit. When ordering a kit, refer to your specific kit for the suffix number.
* = kit not available. Order piece parts from the Accessories and Aftermarket Division.
XXXXXXXX X X HLD6062_VCO Hybrid Kit (Range 2, 146-174 MHz)
XXXXXXXXXXXXXXXX X X HLN5558_Command Board Kit
XX
XX
XXXXXXXXXXXXXXXX X X HLN6458_VOCON Board Kit
X XXXXHLD6064_Power Amplifier Board
(50-110W, Range 1, 136-162 MHz)
XX
XXXXXXXXHLD6022_Power Amplifier Board
(25-50W, Range 1, 136-174 MHz)
XXX X X HLD6063_Power Amplifier Board
(50-110W, Range 2, 146-174 MHz)
XXHLN6344_Interface Board
XXXXXHLN6401_Control Head Interconnect Board
X
X
XXX XXXX XHLN6396_W5,W7 Control Head Board
XXXXXXXXX X XHMN1080_Microphone
X
XX
XXXXXXXXHSN4018_Speaker
X
XXXAAHN4045_W4 Control Head
XXXXXX X X HLN6486_High-Power Interconnect Board
XXXX X XHLN6432_Control Head Back Housing
XXXX HCN1078_W9 Control Head
XXXX HMN1061_Microphone
X XXXXXXX X X HSN6001_Speaker
XXXX HLN4921_Control Head (W9) Trunnion
XXHLN5488_Radio Microphone Installation Hardware (W9 Trunnion)
X XXHLN6185_*Rem-Mount, SECURENET Control-Head Hardware
XXXX X XHLN6231_Remote W4, W5, W7 Control-Head Trunnion
X XXXXXXX X X HLN6233_*Option Connector Hardware
X = Item Included
_ = the latest version kit. When ordering a kit, refer to your specific kit for the suffix number.
* = kit not available. Order piece parts from the Accessories and Aftermarket Division.
68P81076C25-CJuly 1, 2002
Page 24
xxivModel Numbering, Charts, and Specifications
ASTRO Digital Spectra VHF 10–25 and 50–110 Watt Model Chart (cont.)
XXX XXXX XHLN6193_Emergency/MPL Field Option Button Kit
XXXXHLN6548_*SMARTNET Button Kit
XXXXHLN6523_*SMARTNET Button Kit
X
X
X
XXXHLN6549_*C4 Button Kit
XXXHLN6105_Emergency/Secure/MPL Button Kit
XXXX HLN6167_Option Button Kit
XHLN6459_W3 Interface Board Kit
XXXHMN4044_ASTRO Handheld Control Head (W3)
XXXTLN5277_Filter Kit
XXHKN6096_Handheld Control Head ”Y” Cable Kit
XXHLN6291_Installation Hardware Kit
XXHLN6574_W3 Interconnect Board Kit
X = Item Included
_ = the latest version kit. When ordering a kit, refer to your specific kit for the suffix number.
* = kit not available. Order piece parts from the Accessories and Aftermarket Division.
XXXHMN1080_Microphone
XXXXHRE6002_Receiver, Range 2
X
XXXXHRN6020_RF Board Kit
X
XXXXHSN4018_Speaker
XHLN6548_*SMARTNET Button Kit
XXHLN6193_Emergency/MPL Field Option Button Kit
XXHLN6396_DEK Compatible Control Head
XHLN6440_*Control Head without Keypad Hardware
XHLN6441_*Control Head with Keypad Hardware
XHLN6523_*SMARTNET Button Kit
XHCN1078_W9 Control Head
XHKN4192_Power Cable (Length-20 Feet)
XHKN4356_Radio Cable
XHLN4921_Trunnion
XHLN4952_Fuse Kit
XHLN5488_Installation Hardware
XHLN6162_*Remote Hardware
XHLN6167_Option Button Kit
HLN6127_Dash Hardware, Low-Power Kit
HLN6459_W3 Interface Board Kit
HMN4044_ASTRO Handheld Control Head (W3)
HRN4010_Low-Power RF Board Kit
TLN5277_Filter Kit
X = Item Included
_ = the latest version kit. When ordering a kit, refer to your specific kit for the suffix number.
* = kit not available. Order piece parts from the Accessories and Aftermarket Division.
XXX HLN6344_Interface Board
XXXXXXXXHLN6401_Control Head Interconnect Board
XXXXXXXXXXXXX HLN6418_*Transceiver Hardware
XXXHLN6440_*Control Head without Keypad Hardware
X = Item Included
_ = the latest version kit. When ordering a kit, refer to your specific kit for the suffix number.
* = kit not available. Order piece parts from the Accessories and Aftermarket Division.
July 1, 200268P81076C25-C
Page 27
Model Numbering, Charts, and Specificationsxxvii
ASTRO Digital Spectra UHF 20–40 Watt Model Chart (cont.)
XXXXHLE6000_VCO Carrier, Range 3
XXXXHLE6043_Power Amplifier, 40W, range 3
XXXXHLE6103_VCO Hybrid Kit, range 3
XXXXHRE6003_Receiver R/E, Range 3
XX
XXXXXXXXXXXXX HSN4018_Speaker
XXX HCN1078_W9 Control Head
X XXXX HAE4004_Antenna, Roof Top
X XXXX HLE6041_VCO Carrier, Range 4
X XXXX HLE6044_Power Amplifier, 40W, Range 4
X XXXX HLE6104_VCO Hybrid Kit, Range 4
X XXXX HRE6004_Receiver R/E, Range 4
X
X
XXHLN6459_W3 Interface Board
XXHMN4044_ASTRO Handheld Control Head (W3)
X = Item Included
_ = the latest version kit. When ordering a kit, refer to your specific kit for the suffix number.
* = kit not available. Order piece parts from the Accessories and Aftermarket Division.
XXHLN6548_*SMARTNET Button Kit
XXXXXHLN6193_Emergency/MPL Field Option Button Kit
XXXXXHLN6396_W5, W7 Control Head Board
X = Item Included
_ = the latest version kit. When ordering a kit, refer to your specific kit for the suffix number.
* = kit not available. Order piece parts from the Accessories and Aftermarket Division.
July 1, 200268P81076C25-C
Page 29
Model Numbering, Charts, and Specificationsxxix
ASTRO Digital Spectra UHF 50–110 Watt Model Chart (cont.)
XXXHLN6441_*Control Head with Keypad Hardware
XXXHLN6523_*SMARTNET Button Kit
XXX HCN1078_W9 Control Head
XXX HLN4921_Trunnion
XXX HLN6167_Option Button Kit
XXX HLN6481_*Systems 9000 E9 Clear Button Kit
X = Item Included
_ = the latest version kit. When ordering a kit, refer to your specific kit for the suffix number.
* = kit not available. Order piece parts from the Accessories and Aftermarket Division.
XXHLN6193_Emergency/MPL Field Option Button Kit
XHLN6549_*C4 Button Kit
XXXHLN6401_Control Head Interconnect Board
XXXXHLN6418_*Transceiver Hardware
XXXHMN1080_Microphone
XXXXHRF6004_Front-End Receiver Kit
X
X
XXXXHRN6019_RF Board Kit
XXXXHSN4018_Speaker
X
X
XXXXRRA4914_Antenna
X
XXXXHLN5558_Command Board Kit
XHLN6548_*SMARTNET Button Kit
XXHLN6396_Control Head Deck Compatible
XHLN6440_*Control Head without Keypad Hardware
XXXXHLN6458_VOCODER Controller
X
XHLN6441_*Control Head with Keypad Hardware
XHLN6523_*SMARTNET Button Kit
XHCN1078_W9 Control Head
XHKN4192_Power Cable (Length-20 Feet)
XHKN4356_Radio Cable (Length-17 Feet)
XHLN4921_Trunnion, Control Head w9
XHLN4952_Fuse Kit
XHLN5488_Installation Hardware (W9 Trunnion) Radio Microphone
XHLN6167_Option Button Kit
X
XHLN6185_*Remote-Mount, SECURENET Control Head Hardware
XHLN6344_Interface Board
XHLN6481_*Systems 9000 E9 Clear Button Kit
XHLN6493_*Plug Kit
XHMN1061_Microphone
X = Item Included
_ = the latest version kit. When ordering a kit, refer to your specific kit for the suffix number.
* = kit not available. Order piece parts from the Accessories and Aftermarket Division.
July 1, 200268P81076C25-C
Page 31
Model Numbering, Charts, and Specificationsxxxi
ASTRO Digital Spectra Plus VHF 25–50 and 50–110 Watt Model Chart
XXXXXHKN6039_Cable (Length - 17 Feet)
XXXXXHKN4051_Cable and Fuse
X = Item Included
O = Optional item
_ = the latest version kit. When ordering a kit, refer to your specific kit for the suffix number.
* = kit not available. Order piece parts from the Accessories and Aftermarket Division.
68P81076C25-CJuly 1, 2002
Page 32
xxxiiModel Numbering, Charts, and Specifications
ASTRO Digital Spectra Plus VHF 25–50 and 50–110 Watt Model Chart
(cont.)
XHMN4044_ASTRO Handheld Control Head (W3)
XTLN5277_Filter Kit
XHKN6096_Handheld Control Head ”Y” Cable Kit
XHLN6291_Installation Hardware Kit
XHLN6574_W3 Interconnect Board Kit
HLN6459_W3 Interface Board Kit
X = Item Included
O = Optional item
_ = the latest version kit. When ordering a kit, refer to your specific kit for the suffix number.
* = kit not available. Order piece parts from the Accessories and Aftermarket Division.
X = Item Included
O = Optional
_ = the latest version kit. When ordering a kit, refer to your specific kit for the suffix number.
* = kit not available. Order piece parts from the Accessories and Aftermarket Division.
68P81076C25-CJuly 1, 2002
Page 34
xxxivModel Numbering, Charts, and Specifications
ASTRO Digital Spectra Plus 800 MHz Model Chart (cont.)
X = Item Included
O = Optional
_ = the latest version kit. When ordering a kit, refer to your specific kit for the suffix number.
* = kit not available. Order piece parts from the Accessories and Aftermarket Division.
Receive at Rated Audio @ 13.8 V:3.0 A Sensitivity: (per EIA spec. RS204C)
Transmit @ Rated Power:7.0 A 20 dB Quieting: (25/30 kHz Channel Spacing)Output Impedance: 50 Ohm 25–50 Watt Variable: With Optional Preamp:0.30 µV
Standby @ 13.8 V:0.8 A Without Optional Preamp:0.50 µVFrequency Separation:
Receive at Rated Audio @ 13.8 V:3.0 A 12 dB SINAD (25/30 kHz Channel Spacing) Range 1:26 MHz
Transmit @ Rated Power:13.5 A With Optional Preamp:0.20 µV Range 2:28 MHz
50–110 Watt Variable: Without Optional Preamp:0.35 µV
Standby @ 13.8 V:0.9 AFrequency Stability:
Receive at Rated Audio @ 13.8 V:4.0 ASelectivity: (per EIA Specifications) (–30 to +60°C; 25°C Ref.):±0.00025%
Transmit @ Rated Power:27.5 A (Measured in the Analog Mode)
Dimensions (H x W x D) 12.5 kHz Channel Spacing:–70 dB 25 kHz/30 kHz Channel Spacing:±5.0 kHzW4, W5, and W7 Models: 12.5 kHz Channel Spacing:±2.5 kHz
Remote-Mount Control Head: 2.0" x 7.1"x 2.2"Intermodulation: (per EIA Specifications)
(50.8 mm x 180.3 mm x 55.9 mm) (Measured in the Analog Mode)FM Hum and Noise:
Dash-Mount Radio:2.0" x 7.1"x 8.6" With Optional Preamp:–70 dB (Measured in the Analog Mode):–45 dB
(50.8 mm x 180.3 mm x 218.4 mm) Without Optional Preamp:–80 dB
W9 Model:Emission (Conducted and Radiated): –75 dB
Remote-Mount Control Head: 3.4" x 6.5"x 1.7" Spurious Rejection:
(86.4 mm x 165.1 mm x 43.2 mm) With Optional Preamp:–80 dBAudio Sensitivity:
Speaker: (excluding mounting bracket) Without Optional Preamp:–83 dB (For 60% Max. Deviation at 1 kHz): 0.08V ±3 dB
(139.7 mm x 139. 7mm x 63.5 mm)Frequency Stability:Audio Response:
Weight: (6 dB/Octave Pre-Emphasis 300 to 3000 Hz):
Mid-Power Radio:6.1 lbs (2.8 kg)Audio Output: (per EIA Specifications)+1, –3 dB
High-Power Radio:11.2 lbs (5.1 kg) (Measured in the Analog Mode):
Speaker:1.5 lbs (0.7 kg)5 Watts at Less Than 3% DistortionEmissions Designators:
AZ492FT3773 Range 1:136–162 MHz Range 1:136–162 MHz
Receive at Rated Audio @ 13.8 V:3.0 A With Optional Preamp:0.30 µVFrequency Separation:
Transmit @ Rated Power:7.0 A Without Optional Preamp:0.50 µV Range 1 and 4:30 MHz
20–40 Watt Variable: 12 dB SINAD (25 kHz Channel Spacing) Range 2 and 3:32 MHz
(30 W Max. in Talk-Around Mode) With Optional Preamp:0.20 µV
Standby @ 13.8 V:0.7 A Without Optional Preamp:0.35 µVFrequency Stability:
Receive at Rated Audio @ 13.8 V:3.0 A (–30° to +60°C; 25°C Ref.):±0.00025%
Operating:–30°C to +60°CInput Impedance: 50 OhmRated Output Power:
Storage:–40°C to +85°C Mid-Power Radio:15 Watt
Power Supply:12 Vdc Negative Ground Only
Battery Drain: (Maximum) 20 dB Quieting: (25 kHz Channel Spacing):
15 Watt: 0.50µVOutput Impedance: 50 Ohm
Standby @ 13.8 V:0.7 A 12 dB SINAD: (25 kHz Channel Spacing):
Receive at Rated Audio @ 13.8 V:3.0 A0.35µVFrequency Separation:18 MHz
Transmit @ Rated Power:6.5 A
35 Watt: (30 W max. in Talk-Around mode)Digital Sensitivity:Frequency Stability:
Standby @ 13.8 V:0.7 A 1% BER (12.5 kHz channel):0.30µV (–30° to +60°C; 25°C Ref.):±0.00015%
Receive at Rated Audio @ 13.8 V:3.0 A
Transmit @ Rated Power:14.0 AModulation Limiting:
Dimensions (H x W x D) (Measured in the Analog Mode)
W4, W5, and W7 Models: 25 kHz Channel Spacing:–75 dBModulation Fidelity (C4FM):
Remote-Mount Control Head: 2.0" x 7.1"x 2.2" 12.5 kHz Digital Channel:±2.8 kHz
(50.8 mm x 180.3 mm x 55.9 mm)Intermodulation: (per EIA Specifications)
Dash-Mount Radio:2.0" x 7.1"x 8.6" (Measured in the Analog Mode):–75 dBFM Hum and Noise:
(50.8 mm x 180.3 mm x 218.4 mm) (Measured in the Analog Mode):–40 dB
W9 Model:Spurious Rejection:–90 dB
Remote-Mount Control Head: 3.4" x 6.5"x 1.7" Emission (Conducted and Radiated): –60 dBc
(86.4 mm x 165.1 mm x 43.2 mm)Frequency Stability:
(139.7 mm x 139.7 mm x 63.5 mm)Audio Output: (per EIA Specifications)
Weight:5 Watts at Less Than 3% Distortion (Measured in the Analog Mode)
Mid-Power Radio:6.1 lbs (2.8 kg)10 Watts Optional with Reduced Duty Cycle (6 dB/Octave Pre-Emphasis 300 to 3000Hz):
High-Power Radio:11.2 lbs (5.1 kg)12 Watts for High-Power Radios+1,–3 dB
Speaker:1.5 lbs (0.7 kg)
5.5" x 5.5"x 2.5" (For 60% Max. Deviation at 1 kHz): 0.08V ±3 dB
(Measured in the Analog Mode):Audio Response:
Emissions Designators:
8K10F1E, 15K0F1D, 10K0F2D, 11K0F3E,
15K0F2D, 10K0F1D, 16K0F3E, and 20K0F1E
All measurements are taken in the test mode at 25 kHz channel spacing except where indicated.
68P81076C25-CJuly 1, 2002
Specifications subject to change without notice.
Page 38
xxxviii
This Page Intentionally Left Blank
July 1, 200268P81076C25-C
Page 39
Chapter 1Introduction
1.1General
This manual includes all the information necessary to maintain peak product performance and
maximum working time. This detailed level of service (component-level) is typical of some service
centers, self-maintained customers, and distributors.
Use this manual in conjunction with the ASTRO Digital Spectra and Digital Spectra Plus Mobile Radios Basic Service Manual (Motorola part number 68P81076C20), which helps in troubleshooting
a problem to a particular board.
Conduct the basic performance checks first to verify the need to analyze the radio and help pinpoint
the functional problem area. In addition, you will become familiar with the radio test mode of
operation which is a helpful tool. If any basic receiver or transmitter parameters fail to be met, the
radio should be aligned using the radio alignment procedure described in the ASTRO Digital Spectra and Digital Spectra Plus Mobile Radios Basic Service Manual.
Included in other areas of this manual are functional block diagrams, detailed Theory of Operation,
troubleshooting charts and waveforms, schematics, and parts list. You should be familiar with these
sections to aid in deducing the problem circuit. Also included are component location diagrams to aid
in locating individual circuit components, as well as IC diagrams, which identify some convenient
probe points.
The Theory of Operation section of this manual contains detailed descriptions of operations of many
circuits. Once you locate the problem area, review the Troubleshooting Chart for that circuit to fix the
problem.
Page 40
1-2Introduction: Notations Used in This Manual
1.2Notations Used in This Manual
Throughout the text in this publication, you will notice the use of warnings, cautions, and notes.
These notations are used to emphasize that safety hazards exist, and care must be taken and
observed.
NOTE: An operational procedure, practice, or condition that is essential to emphasize.
CAUTION indicates a potentially hazardous
!
situation which, if not avoided, may
equipment damage.
result in
C a u t i o n
WARNING indicates a potentially hazardous
!
!
situation which, if not avoided, could
death or injury.
result in
W A R N I N G
!
D A N G E R
You will also find in this publication the use of the asterisk symbol (*) to indicate a negative or NOT
logic true signal.
DANGER indicates an imminently
hazardous situation which, if not avoided,
will
result in death or injury.
June 28, 200268P81076C25-C
Page 41
Chapter 2General Overview
2.1Introduction
The ASTRO Digital Spectra radio is a dual-mode (trunked/conventional), microcontroller-based
transceiver incorporating a Digital Signal Processor (DSP). The microcontroller handles the general
radio control, monitors status, and processes commands input from the keypad or other user
controls. The DSP processes the typical analog signals and generates the standard signaling
digitally to provide compatibility with existing analog systems. In addition it provides for digital
modulation techniques utilizing voice encoding techniques with error correction schemes to provide
the user with enhanced range and audio quality all in a reduced bandwidth channel requirement. It
allows embedded signaling which can mix system information and data with digital voice to add the
capability of supporting a multitude of system features.
The ASTRO Digital Spectra radio comes in five models and are available in the following bands; VHF
(136-174 MHz), UHF (403-470 MHz or 450-512 MHz), and 800 MHz (806-870 MHz).
The ASTRO Digital Spectra radio comprises seven major assemblies, six of which are in the main
radio housing. They are:
• Control-Head Assembly (Dash- or Remote-Mount) — is connected, directly or remotely, to the
front of the transceiver by the interconnect board or remote interconnect board and control
cable. This assembly contains a vacuum fluorescent (VF) display, VF driver, microprocessor
and serial bus interface.
• Power Amplifier (PA) — contains antenna switch, directional coupler/detector, and amplifier(s).
• RF Board — contains receiver I-F amplifier, demodulator, synthesizer logic and filtering
circuitry, and digital receiver back-end integrated circuit (IC).
• VCO/Buffer/Divider Board — contains voltage controlled oscillator (VCO), divider, receive and
transmit buffers.
• Command Board — contains power control/regulator, digital-to-analog (D/A) IC, serial bus
interface, and audio power amplifier (PA).
• VOCON (Vocoder/Controller) Board — contains the microcomputer unit (MCU), its associated
memory and memory management integrated circuit, and the digital signal processor (DSP)
and its associated memories and support IC.
• VOCON Plus (Vocoder/Controller) Board — the architecture is based on a Dual-Core
processor, which contains a DSP Core, an MCORE 210 Microcontroller Core, and custom
peripherals. The board also contains memory ICs and DSP support ICs.
Page 42
2-2General Overview: Analog Mode of Operation
2.2Analog Mode of Operation
When the radio is receiving, the signal comes from the antenna/antenna-switch on the power
amplifier board to the front-end receiver assembly. The signal is then filtered, amplified, and mixed
with the first local-oscillator signal generated by the voltage-controlled oscillator (VCO). The resulting
intermediate frequency (IF) signal is fed to the IF circuitry on the RF board, where it is again filtered
and amplified. This amplified signal is passed to the digital back-end IC, where it is mixed with the
second local oscillator to create the second IF at 450 kHz. The analog IF is processed by an analogto-digital (A/D) converter, where it is converted to a digital bit stream and divided down to a baseband
signal, producing digital samples. These samples are converted to current signals and sent to the
DSP support IC. The digital-signal-processor-support IC digitally filters and discriminates the signal,
and passes it to the digital-signal processor (DSP). The DSP decodes the information in the signal
and identifies the appropriate destination for it. For a voice signal, the DSP will route the digital voice
data to the DSP-support IC for conversion to an analog signal. The DSP-support IC will then present
the signal to the audio power amplifier on the command board, which drives the speaker. For
signalling information, the DSP will decode the message and pass it to the microcomputer.
When the radio is transmitting, microphone audio is passed to the command board limiter then to the
DSP-support IC, where the signal is digitized. The DSP-support IC passes digital data to the DSP,
where pre-emphasis and low-pass (splatter) filtering are done. The DSP returns this signal to the
DSP-support IC, where it is reconverted into an analog signal and scaled for application to the
voltage-controlled oscillator as a modulation signal. Transmitted signalling information is accepted by
the DSP from the microcomputer, coded appropriately, and passed to the DSP-support IC, which
handles it the same as a voice signal. Modulation information is passed to the synthesizer along the
modulation line. A modulated carrier is provided to the power amplifier (PA) board, which transmits
the signal under dynamic power control.
2.3ASTRO Mode of Operation
In the ASTRO mode (digital mode) of operation, the transmitted or received signal is limited to a
discrete set of deviation levels, instead of continuously varying. The receiver handles an ASTROmode signal identically to an analog-mode signal up to the point where the DSP decodes the
received data. In the ASTRO receive mode, the DSP uses a specifically defined algorithm to recover
information. In the ASTRO transmit mode, microphone audio is processed identically to an analog
mode with the exception of the algorithm the DSP uses to encode the information. This algorithm will
result in deviation levels that are limited to discrete levels.
2.4Control Head Assembly
This section discusses the basic operation and components of each control head assembly.
2.4.1Display (W3 Model)
The control head assembly for a W3 model has a two-line, 14-character liquid-crystal display (LCD)
with eight Status annunciators.
2.4.2Display (W4, W5, and W7 Models)
The control head assembly for W4, W5, and W7 models has an 8-character, alphanumeric, vacuum
fluorescent display. The anodes and the grids operate at approximately 34 Vdc when on and 0 Vdc
when off. The filament operates at approximately 2.4 Vac. The voltage for the display is generated by
a fixed-frequency, variable duty-cycle controlled “flyback” voltage converter. The switching frequency
is approximately 210 kHz. The internal microprocessor controls the voltage converter, which
provides approximately 37 Vdc to the vacuum fluorescent (VF) driver and approximately 2.4 Vrms to
the VF display.
July 1, 200268P81076C25-C
Page 43
General Overview: Control Head Assembly2-3
2.4.3Display (W9 Model)
The control-head assembly for a W9 model has an 11-character, alphanumeric, vacuum fluorescent
display. It needs three separate voltages to operate; the cathode needs 35 V to accelerate electrons
to the anode; the grid needs 40 V to totally shut off current flow; the filament needs 3.8 Vac at 80mA.
These voltages are obtained from the transformer on the display controller board.
2.4.4Vacuum Fluorescent Display Driver
This Vacuum Fluorescent (VF) display driver receives ASCII data from the VOCON board, decodes
it into display data, and then scans the display with the data. Once properly loaded into the display,
data is refreshed without any further processor action. The display driver is periodically reset by the
actions of transistors that watch the clock line from the microprocessor to the display driver. When
the clock line is held low for more than 600 ms, the display driver resets and new display data
follows.
2.4.5Vacuum Fluorescent Voltage Source (W9 Model)
Voltage for the VF display is generated by a fixed frequency, variable-duty cycle driven, flyback
voltage converter. An emitter-coupled stable multi vibrator runs at approximately 150 kHz. The
square wave output from this circuit is integrated to form a triangle that is applied to the non-inverting
input of half an integrated circuit (IC).
During start up, the inverting input is biased at 3.7 V. A transistor is on while the non-inverting input
voltage is below 3.7 V. This allows current to flow in a transformer, building a magnetic field. When
the triangle wave exceeds 3.7 V, the transistor turns off and the magnetic field collapses, inducing
negative current in the transformer.
This current flow charges two capacitors. As the voltage on one of the capacitor increases beyond
35 V, a diode begins to conduct, pulling the integrated circuit’s inverting input below 3.7 V. This
decreases the cycle time to produce the 35 V. The 41 V supply is not regulated, but it tracks the
35 V supply.
Similarly, the ac supply for VF filament is not regulated, but is controlled to within one volt by an
inductor on the display board.
2.4.6Controls and Indicators
The control-head assembly processes all the keypad (button) inputs and visual indicators through
the microprocessor. Some of the buttons double as function keys for radio options. All buttons are
backlit to allow operation in low-light conditions.
2.4.7Status LEDs
These LEDs are driven by the display driver as though they were decimal points on the VF display.
Level shifting transistors are required for this since the display driver uses 39 V for control signals.
2.4.8Backlight LEDs
The microprocessor operates the backlight LEDs. A transistor supplies base current to the individual
LED driver transistors. The driver transistors act as constant current sources to the LEDs. Some
backlight LEDs are connected to a thermistor. This circuit allows more current to flow through these
LEDs at room temperature and reduces current as the temperature rises.
68P81076C25-CJuly 1, 2002
Page 44
2-4General Overview: Control Head Assembly
2.4.9Vehicle Interface Ports
The Vehicle Interface Ports (VIPs) allow the control head to activate external circuits and receive
inputs from the outside world. In general, VIP outputs are used for relay control and VIP inputs
accept inputs from external switches. See the cable kit section for typical connections of VIP input
switches and VIP output relays.
The VIP outputs are driven by logic within the control head for both the Dash and Remote Mount
configuration. Field programming of the radio can define the functions of these pins. The output
transistors that drive the VIP outputs can sink 300 mA of current. Primarily, they are used to control
external relays. These relays should be connected between the respective VIP output pin and
switched B+. Typical applications for VIP outputs are controlling the external horn/lights alarm and
activating the horn-ring transfer relay function.
Remote Mount Configuration:
The VIP pins are located on the back of the control head below the area labeled “VIP”. For Remote
Mount radios, all three VIP inputs and outputs are available at the rear of the control head. The VIP
inputs are connected to ground with either normally-open or normally-closed switches.
Dash Mount Configuration:
For the Dash Mount configuration, only two VIP output pins are available and they are located at the
15-pin accessory connector. VIP input lines are not available in this configuration.
2.4.10 Power Supplies
The +5-V supply is a three-terminal regulator IC to regulate the 12 V SWB+ down for the digital logic
hardware.
2.4.11 Ignition Sense Circuits
A transistor senses the vehicle ignition’s state, disabling the radio when the ignition is off. For
negative-ground systems, the orange lead is typically connected to the fuse box (+12 V).
NOTE: Refer to the ASTRO Spectra and Digital Spectra FM Two-Way Mobile Radios Installation
Manual (68P81070C85) for more information on operating the radio independent of the
ignition switch.
July 1, 200268P81076C25-C
Page 45
General Overview: Power Amplifier2-5
2.5Power Amplifier
The power amplifier (PA) is a multi-stage, discrete-transistor RF amplifier consisting of the following:
• Low-level power controlling stage
•Drivers
• Final amplifier
• Directional coupler
• Antenna switch
• Harmonic filter
2.5.1Gain Stages
The first stage buffers the RF signal, filters harmonics, and acts as a variable amplifier. All of the
amplifying stages are matched using transmission lines, capacitors, and inductors and are supplied
with DC from either A+, keyed 9.4-V, or 9.6-V sources. Following the last gain stage, PIN diodes
switch the signal flow either from the antenna to the receiver, or from the last gain stage to the
antenna.
2.5.2Power Control
A directional coupler and detector network controls power. It senses the forward power from the last
gain stage and feeds the detected voltage back to the command board control circuitry where it is
compared to a reference voltage set during power-set procedures. The DC feed voltage is corrected
and supplied to the “controlled” stage of the power amplifier. Circuitry on the power amplifier board
controls the gain of the first stage and is proportional to the DC control voltage.
2.5.3Circuit Protection
Current and temperature sensing circuitry on the power amplifier board feed sensed voltages to the
command board for comparison. If the command board suspects a fault condition, it overrides the
power control function and cuts the power back to a level that is safe for the conditions. In addition,
some high-power amplifier boards include circuitry that monitors the power supply line. If the battery
voltage exceeds or drops below a pre-determined level, the power output of the amplifier is adjusted
to ensure proper operation of the transmitter.
2.5.4DC Interconnect
The ribbon cable connector carries sensed voltages for power and protection to the command board.
It also carries A+ feed to the command board for distribution throughout the internal transceiver
housing and carries control voltage from the command board to the power amplifier board.
The rear battery connector carries A+ from the battery to the power amplifier board. The red lead
goes directly to the A+ terminal on the PA board. The black lead from the battery connector ties to
the chassis, and connection to the power amplifier board is made through the board mounting
screws.
A+ ground connection for the internal transceiver housing is through the RF coax ground connectors
and through the mechanical connection of the power amplifier heatsink to the rest of the radio.
During test conditions in which the power amplifier assembly (board and heatsink) is physically
disconnected from the rest of the radio, it is acceptable to rely on the coax cable connections to carry
ground to the internal housing.
68P81076C25-CJuly 1, 2002
Page 46
2-6General Overview: Front-End Receiver Assembly
2.6Front-End Receiver Assembly
The receiver front-end consists of a preselector, a mixer circuit, and an injection filter. The receiver
injection (1st local oscillator) comes from the VCO assembly through a coax cable. The injection filter
is either fixed-tuned or tuned at the factory depending upon the bandsplit. The output of the filter is
connected to the mixer.
The preselector is a fixed-tuned filter. The receiver signal is fed to the preselector from the antenna
switch in the PA for the 800 MHz and UHF radios, or the preamp output for VHF. The signal is then
sent to the mixer integrated circuit where it is connected to the mixer transistor. The receiver injection
is also fed to this point. The mixer output is at the 1st IF center frequency of 109.65 MHz. This signal
is sent to the 1st IF amplifier stage on the RF board through a coaxial cable.
2.7RF Board Basic
The RF board contains the common synthesizer circuits, dual IF receiver and demodulation circuits.
A 4-pole crystal filter at 109.65 MHz provides first IF selectivity. (For HRN6014D, HRN6020C,
HRN6019C, HRN4009D, HRN4010C and later RF board kits, two 2-pole crystal filters provide first IF
selectivity at 109.65 MHz.) The output of the filter circuit is fed directly to the custom digital back-end
circuit module. An amplification circuit at 109.65 MHz, the second mixer, the second IF amplifiers (at
450 kHz), the IF digital-to-analog converter, and the baseband down-converter comprise the digital
back-end circuit module.
Synthesizing for the first and second VCO is performed by the prescaler and synthesizer ICs. These
ICs are programmed through a serial data bus from signals generated on the VOCON board. A DC
voltage generated on the command board, sets the synthesizer’s reference oscillator frequency of
16.8 MHz. This voltage is controlled by the digital-to-analog converter (D/A), and is the only element
of the RF board requiring alignment.
The second local oscillator runs at 109.2 MHz (low-side injection), or 110.1 MHz (high-side injection)
and consists of a VCO which is frequency-locked to the reference oscillator. Part of the local
oscillator’s circuitry is in the prescaler IC.
A clamp and rectifier circuit on the RF board generates a negative DC voltage of -4 V (nominal) for
increasing the total voltage available to the first VCO and second local oscillator’s VCO. The circuit
receives a 300 kHz square wave output from the prescaler IC, then clamps, rectifies, and filters the
signal for use as the negative steering line for the two VCOs.
2.8Voltage-Controlled Oscillator
This section discusses the voltage-controlled oscillator components and basic operation for each
band.
2.8.1VHF Radios
The voltage-controlled oscillator (VCO) assembly utilizes a common-gate Field Effect Transistor
(FET) in a Colpitts configuration as the gain device. The LC tank circuit’s capacitive portion consists
of a varactor bank and a laser-trimmed stub capacitor. The inductive portion consists of microstrip
transmission line resonators. The stub capacitor serves to tune out build variations. Tuning is
performed at the factory and is not field adjustable. The varactor network changes the oscillator
frequency when the DC voltage of the steering line changes. The microstrip transmission lines are
shifted in and out of the tank by PIN diodes for coarse frequency jumps. A third varactor is used in a
modulation circuit to modulate the oscillator during transmit.
July 1, 200268P81076C25-C
Page 47
General Overview: Command Board2-7
The VCO output is coupled to a transistor for amplification and for impedance buffering. The output
of this stage passes through a low-pass filter where the signal is split into three paths. One path
feeds back to the synthesizer prescaler; the other two provide injection for the RX and TX
amplification strings. The receive injection signal is further amplified and passed to the RX front-end
injection filter. The transmit signal goes to an analog divider, which divides the signal by two. The
signal is amplified and buffered and then injected into the transmitter’s low-level amplifier.
All transmit circuitry operates from keyed 9.4 V to conserve current drain while the radio is receiving.
A transistor/resistor network drives the PIN diodes in the VCO tank. These driver networks provide
forward bias current to turn diodes on and reverse the bias voltage to turn the diodes off. AUX 1 AND
AUX 2 lines control the PIN diode driver networks.
2.8.2UHF and 800 MHz Radios
The voltage-controlled oscillator (VCO) assembly generates variable frequency output signals
controlled by the two steering lines. The negative steering line increases the tuning range of the
VCO, while the positive steering line affects the synthesizer control loop to incrementally change the
frequency.
The VCO generates a signal in the required frequency range. For UHF and 800 MHz radios, this
signal is fed to the doubler/buffer circuit which, in turn, doubles the VCO output frequency and
amplifies it to the power level required by the TX buffer and RX mixer. A PIN diode switch routes the
signal to the TX port when the keyed 9.4 V is high. Otherwise, the signal is routed to the RX port. The
synthesizer feedback is provided from the output of the doubler stage.
2.9Command Board
The serial input/output IC provides command board functions including buffers for PTT, channel
active, squelch mute, busy, and data transmission, and logic functions for switched B+, emergency,
reset, and power control.
The regulator and power control circuits include an unswitched +5 V discrete circuit and the
regulator/power control IC, which produces both switched +5 V and 9.6 V. The unswitched +5 V
source is used as a reference for its switched +5 V source. Filtered unswitched +5 V is used for the
microcontrol circuits. Switched +5 V and 9.6 V are controlled by a digital transistor from the serial
input/output IC.The power control circuitry receives power set and limit inputs from the digital-toanalog IC, and feedback from the RF power amplifier. Based on those inputs, the power control
circuitry produces a control voltage to maintain a constant RF power level to the antenna.
The reset circuits consist of the power-on reset, high/low battery voltage reset, and the external bus
system reset. The reset circuits allow the microcomputer to recover from an unstable situation; for
example, no battery on the radio, battery voltage too high or too low, and remote devices on the
external bus not communicating. Communication in RS-232 protocol is provided by an IC which
interfaces to the rear accessory connector (J2).
2.10ASTRO Spectra Vocoder/Controller Board
The Vocoder/Controller (VOCON) board, located on the top side of the radio housing, contains a
microcontrol unit (MCU) with its flash memory, DSP, and DSP support ICs. The VOCON board
controls receive/transmit frequencies, the display, and various radio functions, using either direct
logic control or serial communication to external devices. The connector J801 provides interface
between the encryption module and the VOCON board for encrypting voice messages.
The VOCON board executes a stored program located in the FLASH ROM. Data is transferred to
and from memory by the microcontrol unit data bus. The memory location from which data is read, or
to which data is written, is selected by the address lines.
68P81076C25-CJuly 1, 2002
Page 48
2-8General Overview: Radio Power
The support-logic IC acts as an extension of the microcontrol unit by providing logic functions such
as lower address latch, reset, memory address decoding, and additional control lines for the radio.
The VOCON board controls a crystal-pull circuit to adjust the crystal oscillator frequency on the
microcontrol unit, so that the E-clock harmonics do not cause interference with the receive channel.
The vocoder circuitry on the VOCON board is powered by a switched +5-V regulator located on the
command board. This voltage is removed from the board when the radio is turned off by the control
head switch.
The DSP (digital-signal processing) IC performs signaling, voice encoding/decoding, audio filtering,
and volume control functions. This IC performs Private-Line/Digital Private Line (PL/DPL) encode
and alert-tone generation. The DSP IC transmits pre-emphasized analog signals and applies a lowpass (splatter) filter to all transmitted signals. It requires a 33 MHz crystal to function. An 8 kHz
interrupt signal generated by the DSP-support IC is also required for functionality. This device is
programmed using parallel programming from the microcontrol unit and the DSP-support IC.
The DSP-support IC performs analog-to-digital and digital-to-analog conversions on audio signals. It
contains attenuators for volume, squelch, deviation, and compensation, and it executes receiver
filtering and discrimination. The IC requires a 2.4 MHz clock to function (generated by the digital
back-end IC) and is programmed by the microcontrol unit’s Serial Peripheral Interface (SPI) bus.
2.11Radio Power
This section provides information on DC power distribution in ASTRO radios.
2.11.1 General
In the ASTRO radio, power is distributed to seven boards: command, VOCON, control head,
synthesizer, receiver front end, RF, and RF power amplifier.
Power for the radio is supplied by the vehicle’s 12-V battery. When using a desktop adapter unit, an
external DC power supply can be connected to replace the vehicle’s battery source.
A+ (referred to as incoming unswitched battery voltage) enters the radio through the rear RF power
amplifier connector (P1) and is the main entry for DC power. The second path, through P2, pin 5,
provides ignition sense to inhibit the RF transmitter when the ignition switch is off.
July 1, 200268P81076C25-C
Page 49
General Overview: Radio Power2-9
When the command board regulators are “on,” the 9.6-V output sources the command board and RF
board circuits. The switched +5 V is routed to the VOCON board. See Figure 2-1.
On/Off
5W
Control
Head
VOCON
Board
A+
SWB+
Command Board
9.6V
SW
+5V
UNSW
+5V
SW
9.4V
9.6V
Synth
RF
Board
A+9.6V
9.6V
RF
Power Amp
Keyed
9.4V
RF
Filter
A+
P1
IGN
J2-5
Battery
12V
Figure 2-1. DC Voltage Routing Block Diagram
The 9.6 V and the A+ voltage are the main DC power for the RF board. Outputs from the RF board
provide DC power to the synthesizer and the receiver front-end filter. The RF board has an internal
+5-Vdc regulator that is sourced from the A+ voltage.
The voltage to power the 9.4-V regulator is produced by the command board’s 9.6-V regulator. The
9.4 V (referred to as “keyed 9.4 V”) is controlled by the VOCON board through P501, pin 45. This DC
voltage enables the transmitter’s RF power amplifier when the VOCON board senses a lock detect
from the synthesizer.
2.11.2 B+ Routing for ASTRO Spectra VOCON Board
Refer to Section 3.4, "ASTRO Spectra Plus VOCON Board," on page 3-38 for information on the
ASTRO Spectra Plus.
See Figure 2-2 and your specific schematic diagram.
The A+ power for the radio is derived from the 12-V battery, which is applied to the command board
through connector P503, pins 5 and 9. This A+ voltage is routed through the command board to the
control head connector, P502, pin 30 and to the VOCON board, J501, pin 38.
The interconnect board couples the A+ voltage from the command board to the control head, where
a power FET (Q51) provides the means of controlling the main power source (SWB+) by the on/off
switch. SWB+ is routed back to the SIO/IC (U522) on the command board through connector P502.
The SIO/ICcontrols the RPCIC enable line.
When the RPCIC enable line toggles low, the 9.6-V and the SW+5-V regulators turn on. The SW+5V regulator is the main power source for the VOCON board. Digital and analog +5 V are derived by
filtering SW+5 V through .005 µH chokes L511 and L510 on the command board. These two 5-V
regulated supplies are used to partition the digital logic circuitry from the analog circuitry.
68P81076C25-CJuly 1, 2002
Page 50
2-10General Overview: Radio Power
Transistor Q206 controls solid-state power switch Q207, providing SWB+ to the encryption module
(if equipped). The "SWB+" and "UNSWB+" encryption voltages both originate from pin 38 of J501
and are fed to the encryption module via J801.
Port PL3 (5-V EN) on the SLIC and Q207 are under the control of the microcontroller unit (MCU),
U204. This allows the MCU to follow an orderly power-down sequence when it senses that the B+
sense is off. This sense is provided via resistor network R222 and R223, which provides an input to
the A/D port to the MCU.
It should also be noted that a system reset is provided by the undervoltage detector, U407. This
device brings the system out of reset on power-up, and provides a system reset to the
microcomputer on power-down.
J801
8Kx24
SRAM
U402
8Kx24
SRAM
U403
8Kx24
SRAM
U414
256Kx8
FLASH
U205
256Kx8
FLASH
U210
DSP56001
U405
256Kx8
FLASH
U404
SRAM
This Page Intentionally Left Blank
U202
EEPROM
U201
HC11F1
MCU
U204
ADSIC
U406
5V Digital
SLIC IV
U206
5V Analog
B+_CNTL
5V EN
Vocoder/Controller
SW B+
Switch
Q207
B+_Sense
B+_
Sense
J501
UNSW_B+
Figure 2-2. ASTRO Spectra B+ Routing for Vocoder/Controller (VOCON) Board
July 1, 200268P81076C25-C
MAEPF-25104-O
Page 51
Chapter 3Theory of Operation
3.1RF Board
This section provides a detailed circuit description of the ASTRO RF board for VHF, UHF and
800 MHz models. This board contains the common synthesizer circuits (synthesizer section) and
dual IF receiver and demodulation circuits (receiver back-end). When reading the theory of
operation, refer to your appropriate schematic and component location diagrams located in “Chapter
7. Schematics, Component Location Diagrams, and Parts Lists”. This detailed Theory of Operation
will help isolate the problem. However, first use the ASTRO Digital Spectra and Digital Spectra Plus Mobile Radios Basic Service Manual (68P81076C20) to troubleshoot the problem to a particular
board.
3.1.1General
The synthesizer section includes the prescaler IC (U601), the synthesizer IC (U602), and the
reference oscillator (U600). The prescaler and the synthesizer chips are completely controlled by the
serial data bus.
The prescaler IC (see Figure 3-1) provides the following:
• Multi-dual modulus prescaler
•5-V regulator
• Super filter 8.6-V regulator
• Fixed divide-by-8 circuit for the reference oscillator
• Programmable divide-by-N and charge pump phase detector to support the second injection
VCO
The synthesizer IC (see Figure 3-2) provides:
• Reference divider
• Phase modulator
• Dual-bandwidth adaptive filter
• Ramp generator
• Sample-and-hold phase detector
• Programmable loop divider
• Auxiliary output bits for system control
Page 52
3-2Theory of Operation: RF Board
NCNCPREINPRE
PNP BASE
7
8
9
10
11
12
13
14
15
16
17
5V OUT
GND
S.F. VIN
S.F. BASE
S.F. OUT
S.F. CAP
S.F. GND
NC
DATA OUT
NC
8
OUT
REG
REF
5V
S
U
P
E
R
F
I
L
T
E
R
8
BIAS
B+
IN
8
AUX
PNP
BASE
AUX
5V
REG
2ND L.O. CHARGE - PUMP
8
8
IN
VREF
VREF
AUX
5V
OUT
PRESCALER
PHASE DETECTOR
2ND L.O.
2ND L.O. VCO (NOT USED)
VCO
VCC
U601
MOSAIC
VCO
BIAS
MULTI - MODULUS
PRESCALER
N
VCO
GND
4344123456
BC1 BC2 MOD
300KHz
VCO
VCO
BYP.
TANK
404142
PRE
CONT
OUT
LATCH
u
P
I
N
T
E
R
F
A
C
E
DATA
S
R
L
CLOCK
0 DET REF IN
0 DET OUT
N OUT
VCO
NC
OUT
2827262524232221201918
MAEPF-25181-O
VCC
GND
CE
NC
39
BS
38
37
36
35
34
33
32
31
30
29
7
8
9
10
11
12
13
14
15
16
17
FILT
S1
S2
EN3
ENR
CLOCK
DATA
SEL
DIG GND
NC
REF IN
BUF
REF
Figure 3-1. Prescaler IC Block Diagram
4344123456
AF2
GB
AF6
TX FIL
ADAPTIVE FILTER
(300KHz)
uP
INTERFACE
REF
DIV
FR
TEST
AF1
IN
FIL IN
STEER
(LOCK)
AF5
OUT
RX FIL
SYNTHESIZER
RAMP CONTROL
STEERING, &
SAMPLE LOGIC
DIVIDER
PRESCALER
CONTROL
DATA
SYNC
AF3
OUT
TX FIL
STEER
U602
CMOS
PHASE
MODULATOR
3
/
LOOP
&
AUX1
AF4
CAP
LING
MAIN
3/
AUX CONTROL
BIT LATCHES
AUX2
AUX3
FILT
MOD
GB
CNT
BUF
OUT
BUF
PNP
OUTPUT
BUFFER
SAMPLE & HOLD
RAMP GENERATOR
+1
RAMP
BUF
0 MOD IN
AOS
FIN
404142
LIN
GND
BASE
LIN VDD
RAMP
RAMP
RAMP PNP
BASE
RAMP
CAP
RAMP GB
0 MOD
RAMP
2827262524232221201918
LIN
GND
BUF
BIAS
VDD
RES
GB
DIG
VDD
39
38
37
36
35
34
33
32
31
30
29
July 1, 200268P81076C25-C
MAEPF-25182-O
Figure 3-2. Synthesizer IC Block Diagram
Page 53
Theory of Operation: RF Board3-3
The reference oscillator generates the 16.8 MHz signal that serves as the reference for all radio
frequency accuracy. It uses a proprietary temperature compensation circuit to keep the radio within
its specified frequency tolerance.
The receiver back-end uses the ABACUS II IC (U301) to demodulate all the way to baseband,
starting from the first IF.
3.1.2Synthesizer
This section discusses the synthesizer components and detailed theory of operation.
3.1.2.1 Reference Frequency Generation
The reference oscillator (U600) generates a 16.8 MHz reference signal that is tuned onto frequency
via a DC-fed varactor input. The digital/analog IC (U502), which is on the command board and is
under the control of the serial data bus, generates the DC voltage to the varactor. The reference
signal from U600-3 is capacitively coupled into the prescaler (U601-21), where it is divided by 8. The
resulting 2.1 MHz signal is routed to the synthesizer IC (U602).
The 2.1 MHz signal is divided by 7, with the result, a 300 kHz signal, serving the following purposes:
• Input to the prescaler IC for second VCO reference
• A source for the negative voltage generator
• Input to the programmable reference divider
3.1.2.2 First VCO Frequency Generation
For reasons of clarity and simplicity, 800 MHz is used as the example product in all synthesizer text.
In the 800 MHz models, the feedback is taken before the doubler circuit of the VCO. Band-to-band
and kit-to-kit variations are noted in the text as required.
The first VCO in ASTRO radios is a thick-film hybrid transmission line resonator. Its frequency is
controlled by a DC-fed varactor bank.
A transmission line feedback path from J601-1 to C604 couples the output frequency back to the
prescaler. The signal from the prescaler output (U601, pin 40) is routed to the synthesizer input
(U602, pin 27), where it is divided by the A&B counters of the loop divider. The loop equations
required for calculating the counter values are as follows:
NOTE: These are examples — the prescaler modulus and the reference frequency are
programmable and vary from band-to-band. The examples that follow are for 800 MHz and
assume:
P / P + 1= 255 / 256 and F
EQUATION: N = F
EXAMPLE: N = (F
vco
/ F
r
vco
EQUATION: A = (fractional remainder of N / P) (P)
EXAMPLE: A = N / P = (72,000 / 255) = 252.8627; .8627 x 255
or A = 220
EQUATlON: B = [N - {A x (P + 1)}] / P
= 6.25 kHz. For UHF and VHF, P / P + 1= 127 / 128 and Fr = 5 kHz.
r
/ Fr) = (403 MHz / 6.25 kHz) or N = 64,480
EXAMPLE: B = [64,480 - {220 x (255+1)}] / 255 or B = 32
Plug in the calculated numbers to test the value of N with the following equation:
EQUATION: N = B (P) + A (P + 1)
EXAMPLE: N = (32) (255) + (220) (256) or N = 64,480
68P81076C25-CJuly 1, 2002
Page 54
3-4Theory of Operation: RF Board
The synthesizer generates a modulus control output which instructs the prescaler to divide by either
P or P + 1 (that is, 255 or 256). When modulus control is low, the prescaler is dividing by P + l (256)
and the A counter is running; when modulus control is high, the prescaler is dividing by P (255) and
the B counter is running. One complete cycle of loop division is repeated for each reference period.
Assume that the VCO is operating correctly at 403 MHz, and the reference frequency is 6.25 kHz.
The prescaler and loop divider work in tandem to divide the VCO frequency down to the reference
frequency. The waveforms in Figure 3-3 depict what happens in a locked system. Notice in the
waveforms that the leading edge of F
goes high to turn on the constant current source Q607. The
r
ramp capacitor (C634) begins to charge through Q607 and R627, charging at a constant rate, while
the prescaler and loop divider are dividing the VCO frequency by N (64,480 in the example). At this
point, the loop divider generates a loop pulse (F
FR
FV
SAMPLE
AND HOLD
RAMP DISCHARGE
) which turns off the current source.
v
REFERENCE
FREQUENCY
LOOP
DIVIDER
RAMP
CAPACITOR
Figure 3-3. Loop Divider Waveforms
The voltage that was on C634 is sampled and held by the phase detector. This voltage is amplified
approximately 1.8 times and applied to the VCO varactors via the adaptive loop filter and the
steering line. This event is repeated at the reference rate so that frequency errors will always be
corrected.
NOTE: In VHF receive mode, for frequencies divisible only by 2.5 kHz (for example, 146.0025 MHz),
capacitor C670 will be switched in parallel with C634 by Q670. The reference frequency will
be 2.5 kHz instead of 5.0 kHz or 6.25 kHz. In transmit mode, the 2.5 kHz reference is not
used.
Assume that the VCO frequency tends to drift low. If this happens, the loop pulse will occur at some
later time. The current source still begins at the rising edge of F
leading edge of F
has been time delayed. Thus, C634 charges to a higher value and the steering
v
line drives the VCO to a higher frequency. The opposite case also applies.
3.1.2.3 Programmable Reference Divider
The reference frequency for 800 MHz is 6.25 kHz; for VHF and UHF, the typical reference frequency
is 5.0 kHz. In VHF radios, the reference frequency is 2.5 kHz for receive frequencies not evenly
divisible by 5.0 kHz or 6.25 kHz.
MAEPF-25183-O
but it stays on longer because the
r
July 1, 200268P81076C25-C
Page 55
Theory of Operation: RF Board3-5
3.1.2.4 Phase Modulator
ASTRO radios use a dual-port modulation scheme. The nature of the synthesizer loop is to track out
low-frequency errors. In order to enable low-frequency modulation, such as DPL, the reference
signal is modulated with the same signal as the VCO. Effectively, this prevents the low-frequency
error in the loop (DPL) from tracking out because the same error is on the reference signal. The net
effect is that the leading edge of the reference pulse is time-varying at the same rate as the loop
pulse; therefore, there is no phase error between the two signals and low-frequency modulation is
allowed to pass.
The phase modulation comparator has two inputs: U602, pins 28 and 29. R625 and C630 form an
exponential ramp into the plus side of the comparator on U602, pin 29. This ramp is tickled at the
reference rate. R626 and C631 form an integrator through which modulation is applied to the minus
side of the comparator. The comparator trips when the ramp voltage reaches the voltage on U602,
pin 28. The output of the comparator is the time-shifted leading edge of F
.
r
3.1.2.5 Loop Filter
ASTRO radios use a switchable, dual-bandwidth loop filter. They also use adaptive filter switching to
achieve fast lock. The output of the phase detector is routed to an external device (Q608), the output
of which is routed back into the IC for proper filter path selection.
In normal operation, the high drive buffer output is routed through the appropriate transmission gates
into the selected filter. A simplified schematic is shown in Figure 3-4.
R615
IN
R613C625
NARROW BANDWIDE BAND
The loop filters greatly minimize voltage transients that contribute to system hum and noise but, due
to their lowpass nature, it takes considerable time to change the average charge in the filters.
Therefore, the adapt scheme was implemented. When the radio is changing frequency, the loop
goes into the adapt mode. Selected transmission gates in the IC effectively place a short across the
resistors in the filter (eliminating associated RC time constants) and quickly charge the loop filter
capacitors to the correct steering line voltage for the new frequency. At the end of the adapt
sequence, the appropriate filter is reconnected via internal transmission gates.
3.1.2.6 Auxiliary Control Bits
The auxiliary control bits are system control outputs whose states are controlled by the
microprocessor via the serial data bus. AUX 1 and AUX 2 are sent to the first VCO to control pin shift
states. AUX 3 controls the state of the negative steering line.
OUT
C623
R616R617
INOUT
C626C654C625R614
Figure 3-4. Loop Filter Schematic
C623
MAEPF-25184-O
68P81076C25-CJuly 1, 2002
Page 56
3-6Theory of Operation: RF Board
3.1.2.7 Second VCO
The second VCO is a grounded-gate, FET Colpitts oscillator. The resonator consists of a fixed
inductor and a varactor. A potentiometer, R634, adjusts the negative voltage to the varactor. This
adjustment is performed at board test to bring the phase detector output to the center of its linear
region; that is approximately 2.25 V. (For HRN6014D, HRN6020C, HRN6019C, HRN4009D,
HRN4010C and later RF board kits, a voltage divider consisting of R633 and R635 brings the phase
voltage detector output to the center of its linear region (2.25 V), eliminating the adjustment at board
test.) The negative voltage is filtered by R611 and C612. The oscillator output is coupled into the IF
IC (U301) as a second injection source. It is also fed back to the prescaler (U601, pin 26) for phase
locking.
The prescaler contains a programmable, single modulus, divide-by-N circuit, and a charge pump
phase detector. The reference frequency (F
injection oscillator runs at 109.2 MHz and is divided by 364 inside the IC. The phase detector in the
chip compares the divided signal to F
maintain frequency control.
The phase detector output is routed to the varactor via decoupling choke L604. A divide-by-N test
point is also provided from U601, pin 29.
) is 300 kHz and comes in on U601, pin 31. The low-side
r
and either sources or sinks current, as necessary, in order to
r
3.1.2.8 Power Distribution
The command board provides all power to the synthesizer in the form of 9.6 Vdc. The prescaler has
onboard voltage regulators for 5 V and super filter 8.6 V. The 5-V regulator drives the external series
pass device Q602; the super filter’s pass device is Q603.
3.1.3Receiver Back-End
This section discusses the receiver back-end components and detailed theory of operation.
3.1.3.1 First IF
The 109.65 MHz IF signal reaches the RF board via a connector J350. Transistor Q350 amplifies the
signal approximately 9dB and supplies the proper impedance for crystal filter Y350. (For HRN6014D,
HRN6020C, HRN6019C, HRN4009D, HRN4010C and later RF board kits, amplification circuitry
consisting of transistors Q350 and Q354 amplifies the signal approximately 9dB and supplies the
proper impedance for crystal filters FL350 and FL351.)
Transistor Q351 supplies filtered A+ for powering Q350 and the receiver front-end. Transistor Q352
switches the filtered A+ supply by reducing the base current from Q351.
NOTE: Since there is 12.5 Vdc on J350, it is important to use a DC block when connecting J350 to
an external source.
Y350 is a 4-pole crystal filter, consisting of two independent 2-pole crystal filters contained in a single
package. The filter package has a polarization mark located on the top to ensure proper installation.
Y350 supplies the 109.65 MHz IF selectivity and its output passes through a matching network and
then goes to ABACUS II IC (U301) pin 30.
(For HRN6014D, HRN6020C, HRN6019C, HRN4009D, HRN4010C and later RF board kits, FL350
and FL351 are 2-pole crystal filters which supply the 109.65 IF selectivity. The output passes through
a matching network and goes to the ABACUS II IC (U301), pin 30.)
July 1, 200268P81076C25-C
Page 57
Theory of Operation: RF Board3-7
3.1.3.2 ABACUS II IC
Once in the ABACUS II IC (U301), the first IF frequency is amplified and then down converted to
450 kHz, the second IF frequency. At this point, the analog signal is converted into two digital bit
streams by a sigma-delta A/D converter. The bit streams are then digitally filtered and mixed down to
baseband and filtered again. The differential output data stream is then sent to the VOCON board
where it is decoded to produce the recovered audio.
The ABACUS II IC is electronically programmable, and the amount of filtering, which is dependent
on the radio channel spacing and signal type, is controlled by the microcomputer. Additional filtering,
which used to be provided externally by a conventional ceramic filter, is replaced by internal digital
filters in the ABACUS II IC.
The ABACUS II IC contains a feedback AGC circuit to expand the dynamic range of the sigma-delta
converter. The differential output data contains the quadrature (I and Q) information in 16-bit words,
the AGC information in a 9-bit word, imbedded word sync information and fill bits dependent on
sampling speed. A fractional-n synthesizer is also incorporated in the ABACUS II IC for the 2nd LO
generation.
The second LO/VCO is a Colpitts oscillator (see Section 3.1.2.7, "Second VCO," on page 3-6). Its
output feeds into the ABACUS II IC on pin 35, providing injection to the second mixer for converting
the IF frequency to 450 kHz.
68P81076C25-CJuly 1, 2002
Page 58
3-8Theory of Operation: Command Board
3.2Command Board
This section of the theory of operation provides a detailed circuit description of the ASTRO Digital
Spectra Command Board. When reading the Theory of Operation, refer to your appropriate
schematic and component location diagrams located in “Chapter 7. Schematics, Component
Location Diagrams, and Parts Lists”. This detailed Theory of Operation will help isolate the problem
to a particular component. However, first use the ASTRO Digital Spectra and Digital Spectra Plus Mobile Radios Basic Service Manual to troubleshoot the problem to a particular board.
The command board includes the following integrated circuits:
• U401, U402 — Differential Amplifiers
• U450 — Audio Amplifier
• U500 — Regulator/Power Control IC (RPCIC)
• U501 — 555 Timer
• U502 — D/A Converter
• U503 — Precision Voltage Regulator
• U522 — Serial Input/Output IC (SIOIC)
• U523, U524 — Analog Switch
• U526 — RS232 Level Shifter
• U530 — 8-Bit Shift Register
3.2.1Microcontroller and Support ICs
The microcontroller and support ICs are located on the VOCON board, and are interconnected to the
command board via connector P501. The control lines linking the boards are either drivers or
receivers, depending upon their application. The VOCON board is responsible for decoding or
encoding ASTRO and analog data, and producing receive audio and transmit deviation.
3.2.2Serial Input/Output IC
The serial input/output IC (SIOIC), U522, is a special-function logic/linear integrated circuit. In the
ASTRO mobile application, the device provides power-on reset, power control, and bipolar driver/
receivers for serial communication. The SIOIC supports the following functions:
1. A buffer for push-to-talk (PTT) to SLIC (U522, pins 37 and 38). Normally a contact closure for
PTT is detected by the control head, which sends a command to the VOCON board via the
external serial bus protocol. However, some applications require direct PTT control. To
generate PTT via the buffer inverter (pin 37), a contact closure to ground at J502, pin 24, or
from the accessory connector P503, pin 17, will generate a logic high to the SLIC device
(U206, port PH6) on the VOCON board.
2. A buffer for the Busy signal from the VOCON board to the external bus (Busy Out) and the
return path back to the VOCON board (Busy RTS). This function is described in Section
3.2.6, "Serial Communications on the External Bus," on page 3-11.
3. A buffer for Data Transmission from the VOCON board to the External Bus and a received
data return to the VOCON board. This function is described in Section 3.2.6, "Serial
Communications on the External Bus," on page 3-11.
4. Inputs to sense Switched B+ or Emergency enabling the Power Regulators and provide the
switched +5-V regulated supply. This function is described in Section 3.2.3, "Power-Up/-
Down Sequence," on page 3-9.
5. Power-on reset (POR*) circuits provide reset to the Host processor (U204). This function is
described in Section 3.2.5, "Reset Circuits," on page 3-10.
July 1, 200268P81076C25-C
Page 59
Theory of Operation: Command Board3-9
3.2.3Power-Up/-Down Sequence
Normally, switched B+ (SWB+) enters the command board from P502, pin 31. This voltage is derived
from the battery A+ voltage which enters the control head through P502, pin 30. A power FET
transistor, located in the control head (W5 and W7 models), provides the means of controlling the
main power source via the control head’s on/off switch.
When SWB+ or EMERG become active, the RPCIC EN output (U522, pin 15) goes to a logic low,
enabling the Switched +5-V and +9.6-V regulators of the RPCIC (U500). Approximately 220 ms after
the B+ is active (see Waveform W1), the power-on-reset (POR*) from U522, pin 40 switches to a
logic 1 state, enabling the microprocessor on the VOCON board. The microprocessor then
completes an initialization sequence and sets Row 5/5-V enable input to a logic low at P501, pin 15.
The input provides a low to the SIOIC to hold the 9.6-V enable on. Therefore, if SWB+ or EMERG go
inactive, the regulators will remain enabled until the microcontroller turns them off by returning the
9.6/5-V EN state to a logic high. (This is especially true with emergency, since the foot switch is
usually momentary.)
The emergency input is provided to enable the radio transceiver to be activated, regardless of the
state of the control head’s on/off power switch. The emergency input (EMERG) is activated by
opening the normally grounded foot switch connected to either P502, pin3 or P503, pin 24. This input
is routed to the SIOIC (U522, pin 31) and is internally connected to a pull-up resistor within the IC to
provide the logic 1 state change.
This change is inverted through an exclusive OR gate within the IC, outputting a logic 0 at pin 30 and
the NOR gate input (internal to the IC) to enable the 9.6-V regulator. The logic low at pin 30 is
connected to a time-out timer, which latches the 9.6-V enable output for 100 ms. This delay is
required to allow the VOCON microprocessor to initiate its start-up vectors and poll the emergency
interrupt input from P501, pin 16. The microprocessor takes control of the 9.6 V (P501, pin 15),
holding it active low regardless of the states of other inputs.
The emergency active state depends on the emergency polarity (EMERG POL) input to the SIOIC
(U522, pin 32). When the jumper JU502 is installed, emergency is active with the foot switch open.
Removing JU502 causes the emergency to go active with the switch closed.
To turn off the radio, SWB+ is taken inactive (- Vdc) by pressing the on/off switch on the control head.
The microcontroller periodically audits the SWB+ at its input port (pin 20) to determine if it has
returned to a logic high. When it sees the logic high condition (caused by an inactive switch), the
microcontroller initiates the power-down sequence, turning the voltage regulators and the radio off.
68P81076C25-CJuly 1, 2002
Page 60
3-10Theory of Operation: Command Board
3.2.4Regulators
The regulator circuits include an unswitched +5 V (UNSW5V) discrete circuit, and the regulator/
power-control IC (RPCIC) that produces switched +5 V (U500, pin 14) and 9.6 V (U500, pin 17). The
UNSW+5-V source is used by the RPCIC as a reference (U500, pin 20) for its switched + 5-V
source. This regulated voltage is produced from the A+ voltage and is present when the battery is
connected. The regulators within the RPCIC are controlled by the input to pin 24 via a digital
transistor, Q538. This device is controlled from an output (9.6/5-V enable) of the SIOIC (U522, pin
15).
The various voltages used by the ICs on the command board are shown in Table 3-1.
Table 3-1. Integrated Circuits Voltages
Integrated CircuitUNSW5VSW +5VSW +9.6V
Serial Input/ Output (SIOIC)
Regulator/ Power Control
(RPCIC)
Digital/ Analog IC (DAIC)
Analog Switch
RS232 Driver (IC)
555 Timer (IC)
8-Bit Shift Register
Differential Amplifiers
3.2.5Reset Circuits
The reset circuits consist of the power-on reset (POR), high-/low- battery voltage reset, and the
external bus system reset. The reset circuits allow the microcontroller to recover from an unstable
condition, such as no battery on the radio, battery voltage too high or too low, and remote devices on
the external bus not communicating.
When the battery (A+) is first applied to the radio, the unregulated voltage source powers the
unswitched +5-V regulator and the SIOIC internal regulator. The voltage is also sent to the control
head, where it is switched on/off by a series FET transistor. The transistor returns the voltage to the
command board, via connector P502-31, as switched B+. The switched B+ voltage is sensed by the
SIOIC on pin 28, and changes the state of the 9.6-V enable output gate (RPCIC_EN*) to an active
“low.” The low state turns on the 9.6-V regulator (U500-24), and its regulated output is fed back to the
input of the voltage comparator on the SIOIC (U522-14). The comparator output switches to a logic
low upon exceeding the 5.6-V threshold (see Figure 3-5).
U522-6, -24U522-3, -12U522-14
U500-20U500-14U500-17
U502-1, -28
U523-16, U524-14
U526-19
U501-8
U530-16
U401-4, U402-4
July 1, 200268P81076C25-C
Page 61
Theory of Operation: Command Board3-11
The three inputs to the NOR gate (SW9.6-V, RPCIC EN, and RPCIC_EN delayed) must be at a logic
low to enable the power-on reset (POR*) to a high logic state. During this power-up sequence, this
reset is delayed approximately 170 ms after the B+ voltage is sensed. This delay is needed to allow
the supply voltages and oscillators to stabilize before releasing the VOCON board’s microprocessor.
Figure 3-5 illustrates the internal function of the POR* within the SIOIC device.
SIOIC
(Internal)
UNSW+5V
SW9.6V
RPCIC EN
R526
R524
15
25
5.6V Reference
14
C511
Figure 3-5. Power-on Reset
3.2.6Serial Communications on the External Bus
Serial communications on the external bus use the BUS+ (J502-25), BUS- (J502-22), and BUSY
(J502-9) lines.
These three lines are bidirectional; therefore, numerous devices can be in parallel on the bus. All
devices monitor the bus while data is being transmitted at a 9600-baud rate. The transmitted data
includes the address of the device for which the data is intended. Examples of the different types of
data are: control head display data and button closure data.
Data bus drivers for the BUS+ and BUS- lines are differentially driven, having BUS- inverted from the
state of BUS+. The idle states are: BUS+, a logic high; and BUS-, a logic low. The drivers are so
designed that any of the devices on the bus can drive these lines to their non-idle state without
loading problems.
P501-27
POR
MAEPF-25185-O
In a typical transmission, the microcontroller examines the BUSY line. If the BUSY line is in the idle
state, the microcontroller sets the BUSY line and then transmits. At the end of transmission, the
microcontroller returns the BUSY line to idle. The microcontroller sets the BUSY line via
microcontroller pin 30, SIOIC pins 10 and 13, and J502-9.
Data transmission is sent onto the bus asynchronously. When the microcontroller sends data onto
the bus, the microcontroller also monitors the transmitted data as a collision detection measure. If a
collision is detected as a result of receiving a different data pattern, the microcontroller will stop
transmission and try again. The microcontroller monitors and receives data via the BUS+ line (J502-
25) to the SIOIC (U522, pin 17) and the BUS- line (J502-22) to the SIOIC (U522, pins 18 and 20),
and pin 20 of the microcontroller. Data is transmitted from microcontroller pin 19 to the SIOIC to
BUS+ (J501, pin 25), and the SIOIC to BUS- (J501, pin 22).
In the remote version of the radio, option cards can be installed. If data transmission is required, data
is transmitted from J502-20 to SIOIC pin 19, then from the SIOIC to BUS+ (J501, pin 25), and the
SIOIC to BUS- (J501, pin 22).
68P81076C25-CJuly 1, 2002
Page 62
3-12Theory of Operation: Command Board
3.2.7Synchronous Serial Bus (MOSI)
The synchronous serial bus is an internal bus used by the microcontroller for communicating with
various ICs. The serial bus, called MOSI (master out/ slave in), is used to program the digital-toanalog (D/A) converter IC (U526), the serial-to-parallel shift register (U530) on the command board,
and the ABACUS II IC (U301) on the RF board. The MOSI data is sent from the VOCON board’s
microprocessor (U204) through the ADSIC input/output IC (U406) and enters the command board
through P501, pin 9. This serial bus has an associated clock and individual select lines for steering
the data to one of the three possible devices.
The clock and data are routed in parallel to all serially programmed ICs. The ICs are programmed
one-at-a-time by the microcontroller, with each IC ignoring activity on its clock and data lines unless
it has been selected.
3.2.8Received Audio
The received audio is sent from the ADSIC D/A converter as the SDO signal. The audio enters the
command board at P501, pin 40, and is routed to the analog multiplex gate (U524, pin 1). The gate’s
output (U524, pin 2) is paralleled with the output of a second multiplex gate (U524, pin 9) and sent to
voltage divider R455 and R456. The voltage divider provides the required attenuation for minimum/
maximum volume control settings. Capacitor C454 provides a DC block and couples the audio into
U450, pin 2 for amplification.
The two multiplex gates provide control of either receive audio or vehicular repeater audio. These
gates are controlled by the inputs to U524, pin 13 and U524, pin 6 from the serial shift register, U530.
The independent inputs are software selected by the VOCON’s microcontroller.
The audio power amplifier (PA), U450, is a DC-coupled-output bridge-type amplifier. The gain is
internally fixed at 36 dB. Speaker audio leaves U450 on pins 11 and 13. For dash-mount models, the
audio is routed to the speaker via P503, pins14 and 16. The amplifier is biased to one half of the A+
voltage and connected directly to the speaker from the rear accessory connector (J2, pins 6 and 7).
The speaker outputs must NOT be grounded in any way. An audio isolation transformer must be
used if grounded test equipment (such as a service monitor) is to be connected to the speaker
outputs.
When the radio is squelched, the audio PA is disabled by the VOCON board’s controller, providing a
low output state to P501, pin 44 (speaker-enable input). The low input turns off Q401 and Q400,
removing SWB+ voltage to the audio PA, U450. When U450, pin 10 does not have SW+B applied,
the speaker is totally muted and the audio PA current drain is greatly reduced. Diode CR402 (not
normally installed) is used when a vehicular repeater is installed and audio muting is required.
A second output for filtered receive audio is provided to drive accessory hardware. The output of
P501, pin 49 (MOD IN/DISC AUDIO) is primarily used for transmitter modulation. In the receive
mode, the digital signal processor (DSP), via ADSIC, outputs audio at a fixed level (approximately
800 mV pp). This output can be connected to the accessory connector (P503, pin 21) by selecting
the appropriate jumper settings.
3.2.9Microphone Audio
The mobile microphone connects to the front of the control head through connector P104.
Microphone high audio enters the command board via P502, pin 6 and is routed to differential
amplifier buffer U402. Resistors R414 and R415 provide 9.6-V bias voltage for the microphone’s
internal circuitry. Amplifier U402 pre-emphasizes and limits the incoming microphone audio through
components C462, R407, C463, and R408, which perform an active filter function. Components
R441, R442, C467, C465, R443, C466, and C568 provide de-emphasis, developing the required
clamped microphone audio, referred to as “mic audio in” (MAI).
July 1, 200268P81076C25-C
Page 63
Theory of Operation: Command Board3-13
3.2.10 Transmit Deviation
The analog transmit deviation (MAI) enters the VOCON board through P501, pin 39, and is
converted to a digital format. The digital representation is processed and pre-emphasized by the
DSP processor. The pre-emphasized digital bit stream is converted back to analog by the ADSIC
device.
The modulation enters the command board through P501, pin 49 (MOD IN) and P501, pin 48 (REF
MOD). The two audio signals are required to compensate for low-frequency non-linearities caused
by the loop filter in the VCO. The two transmit modulation signals enter a buffer (U401, pin 5 and
U401, pin 3). The outputs are sent to a multiplex gate (U523), used to disable the outputs during the
receive mode. The multiplex gate is controlled by the serial shift register (U530), and the control lines
(U530, pins 10 and 11) are pulled low in the transmit mode.
The modulation is sent out on U530, pins 14 (MOD IN) and 15 (REF MOD). Modulation from U530,
pin 14, is coupled through R400 to a non-inverting amplifier, U401. Resistors R403 and R437 fix the
closed-loop output gain to 4. Modulation from U530, pin 15 is coupled through R420 to the second
non-inverting amplifier, U401. Resistors R422 and R438 fix the closed-loop output gain to 6. The
amplified modulation leaves the command board through J500, pins 11 and 17, and is routed to the
RF board to provide the transmit modulation.
3.2.11 RS-232 Line Driver
The U526 device is a driver/receiver IC, capable of interfacing with external hardware that utilizes
the RS-232 protocol. The device includes an internal oscillator, a voltage doubler, a voltage inverter,
and a level shifter. The IC is sourced by +5 V and outputs digital signals at voltage levels of
±10 Vdc.
The device accepts incoming RS-232 data and converts it to a 5-V logic level. The command board
jumper default settings are arranged to have the RS-232 driver normally connected to the accessory
outputs, except when ordered as Motorcycle models.
3.2.12 Flash Programming
The command board provides multiplexing of the receive and transmit data inputs from the control
head’s microphone connector (P104). The microphone connector is used (during certain conditions)
as a Flash programming input port. When the special programming cable is inserted into P104, the
“microphone high” line (normally 9.6 V) increases to 13 V, due to internal connections made within
the radio interface box (RIB). Zener diode VR401 (and resistor R519), connected to the “Mic Hi”
input (P502, pin 6), is forward-biased beyond its breakdown voltage of 11 Vdc. The voltage drop
across R516 forward-biases Q401, turning on the transistor. The collector of Q401 pulls the voltage
provided by R521 to ground. The change in state causes the multiplex control line (U525, pins 9, 10,
11) to change the gate inputs. The change allows the receive and transmit data paths to be
multiplexed to P502, pin 23 (Key Fail), P502, pin 15 (P_RX data), and P502, pin 2 (PTT*/P reset).
3.2.13 Encryption Voltages
The command board produces two voltages that are used by the encryption module: 10-V (9-V on G
and earlier boards) constant and 5-V key storage. The constant 10 V is generated using components
U604, R608, R609, and C605 (R420, VR403, C457, and Q508 on G and earlier boards) and is fed to
pin 38 of P501. On the VOCON board, the 10 V provides continuous unswitched voltage when the
vehicular battery is connected to the radio and is also switched via VOCON transistors Q206 and
Q207 to provide SWB+ to the encryption module. A 5-V storage circuit comprised of components
R532, R533, and C571 (0.47 farad capacitor) provides +5 Vdc to the encryption module via P501 pin
36 to hold encryption keys for a period of three days with no A+ voltage present. Provision is made
for a battery holder to replace capacitor C571. The addition of the battery will increase encryption
key hold time to approximately one year.
68P81076C25-CJuly 1, 2002
Page 64
3-14Theory of Operation: Command Board
3.2.14 Regulator and Power-Control IC
The regulator and power-control IC (RPCIC), U500, contains internal circuitry for the 9.6-V regulator
and the switched +5-V regulator. Refer to Section 3.2.4, "Regulators," on page 3-10 for detailed
theory of operation.
The power-control section of the device is responsible for maintaining a constant RF output power. A
directional coupler and detector network, located within the RF power amplifier circuit, rectifies the
sensed forward power from the last RF gain stage. The detected voltage is routed back to the
command board control circuitry (U500) via P503, pin 8. The voltage is then coupled through a buffer
amplifier and summed, through a resistor network (R509, R508, and R507), with the transmit power
set voltage (U500, pin 6) and the temperature sense voltage. The resulting voltage is applied to the
control amplifier’s inverting port (U502, pin 2) for automatic RF gain control.
The U500 current-sense inputs, pin 37 (sense +) and pin 38 (sense -), are sourced from the currentsensing resistor on the RF power amplifier. The two inputs are applied to a differential amplifier
internal to the RPCIC. The current limit is set by a software-programmable D/A device (U502) that
causes a cut back in RF output power when the set limit is exceeded.
The transmitter attack and off times are software programmable to meet domestic and international
specifications. Transistors Q514 and Q515 are controlled by a serial shift register (U530). The
transistors, when turned on (logic 1 input) cause the output of Q504 (the PA control line) to ramp up
slowly to prevent an abrupt RF PA turn-on. The slower rate is required to meet international spurious
requirements. When the transistors are turned off, the attack times return to a standard domestic
response with fast rise times. Refer to Figure 3-6 for attack time diagrams.
Trigger
T1
Standard spec.European spec.
1.87 mS
T2
MAEPF-25186-O
Figure 3-6. Transmitter Attack Time
July 1, 200268P81076C25-C
Page 65
Theory of Operation: ASTRO Spectra VOCON Board3-15
3.3ASTRO Spectra VOCON Board
This section of the theory of operation provides a detailed circuit description of an ASTRO Digital
Spectra Vocoder/Controller (VOCON) Board. When reading the Theory of Operation, refer to your
appropriate schematic and component location diagrams located in “Chapter 7. Schematics,
Component Location Diagrams, and Parts Lists”. This detailed Theory of Operation will help isolate
the problem to a particular component. However, first use the ASTRO Digital Spectra and Digital Spectra Plus Mobile Radios Basic Service Manual to troubleshoot the problem to a particular board.
NOTE: The information in this subsection applies to the non Plus VOCON Board. Refer to Section
3.4, "ASTRO Spectra Plus VOCON Board," on page 3-38 for information on the ASTRO
Spectra Plus VOCON board.
3.3.1General
The VOCON board consists of two subsystems; the vocoder and the controller. Although these two
subsystems share the same printed circuit board and work closely together, it helps to keep their
individual functionality separate in describing the operation of the radio.
The controller section is the central interface between the various subsystems of the radio. It is very
similar to the digital logic portion of the controllers on many existing Motorola radios. Its main task is
to interpret user input, provide user feedback, and schedule events in the radio operation, which
includes programming ICs, steering the activities of the DSP, and sending messages to the display
through the control head.
The vocoder section performs all tone signaling, trunking signalling, conventional analog voice, etc.
All analog signal processing is done digitally utilizing a DSP56001. In addition it provides a digital
voice plus data capability utilizing VSELP or IMBE voice compression algorithms. Vocoder is a
general term used to refer to these DSP based systems and is short for voice encoder.
In addition, the VOCON board provides the interconnection between the microcontroller unit (MCU),
digital-signal processor (DSP), command board, and encryption board on secure-equipped radios.
3.3.2Controller Section
Refer to Figure 3-7 and your specific schematic diagram.
The controller section of the VOCON board consists entirely of digital logic comprised of a
microcontrol unit (MCU-U204), a custom support logic IC (SLIC-U206), and memory consisting of:
SRAM (U202), EEPROM (U201), and FLASH ROM (U205).
The MCU (U204) memory system is comprised of a 32k x 8 SRAM (U202), 32k x 8 EEPROM
(U201), and 512k x 8 FLASH ROMs (U205). The MCU also contains 1024 bytes of internal SRAM
and 512 bytes of internal EEPROM. The EEPROM memory is used to store customer specific
information and radio personality features. The FLASH ROM contains the programs which the
HC11F1 executes. The FLASH ROM allows the controller firmware to be reprogrammed for future
software upgrades or feature enhancements. The SRAM is used for scratchpad memory during
program execution.
68P81076C25-CJuly 1, 2002
Page 66
3-16Theory of Operation: ASTRO Spectra VOCON Board
The SLIC (U206) performs many functions as a companion IC for the MCU. Among these are
expanded input/output (I/O), memory decoding and management, and interrupt control. It also
contains the universal asynchronous receiver transmitter (UART) used for the RS232 data
communications. The SLIC control registers are mapped into the MCU (U204) memory space.
U201
32Kx8
EEPROM
U202
32Kx8
SRAM
U205
256Kx8
FLASH
U210
256Kx8
FLASH
HC11/DSP
Interface
1024 Bytes
SRAM
Address/Data/
Control
U204
MC68HC11F1
Resets
U206
SLIC IV
Address/Data/
Control
Chip Selects/
Bank Control
512 Bytes
EEPROM
Purpose I/O
Clocks
Clocks
Purpose I/O
General
Controls
General
RS232
SCI
SPI
A/D
Command Board
Command Board
ADSIC
Encryption Board
Command Board
MAEPF-25105-O
Figure 3-7. VOCON Board - Controller Section
The controller performs the programming of all peripheral ICs. This is done via a serial peripheral
interface (SPI) bus. ICs programmed through this bus include the synthesizer prescaler, DAIC, and
ADSIC. On secure-equipped model, the encryption board is also controlled through the SPI bus.
In addition to the SPI bus, the controller also maintains two asynchronous serial buses; the SB9600
bus and an RS232 serial bus. The SB9600 bus is for interfacing the controller section to different
hardware option boards, some of which may be external to the radio. The RS232 is used as common
data interface for external devices.
User input from the control head is sent to the controller via the SB9600 bus. Feedback to the user is
provided by the display on the control head. The display is 2 line 14 characters on the W3 model, 8
characters on W4, W5, and W7 models, and 11 characters on the W9 model.
The controller schedules the activities of the DSP through the host port interface. This includes
setting the operational modes and parameters of the DSP. The controlling of the DSP is analogous to
programming analog signaling ICs on standard analog radios.
July 1, 200268P81076C25-C
Page 67
Theory of Operation: ASTRO Spectra VOCON Board3-17
3.3.3Vocoder Section
Refer to Figure 3-8 and your specific schematic diagram.
The vocoder section of the VOCON board is made up of a digital signal processor (DSP) (U405),
24k x24 static-RAM (SRAM) (U414, U403, and U402), 256kB FLASH ROM (U404), and
ABACUS II/DSP support IC (ADSIC) (U406).
The FLASH ROM (U404) contains the program code executed by the DSP. As with the FLASH ROM
used in the controller section, the FLASH ROM is reprogrammable so new features and algorithms
can be updated in the field as they become available. Depending on the mode and operation of the
DSP, corresponding program code is moved from the FLASH ROM into the faster SRAM, where it is
executed at full bus rate.
The ADSIC (U406) is basically a support IC for the DSP. It provides among other things, the interface
from the digital world of the DSP to the analog world. The ADSIC also provides some memory
management and provides interrupt control for the DSP processing algorithms. The configuration
programming of the ADSIC is performed by the MCU. However some components of the ADSIC are
controlled through a parallel memory mapped register bank by the DSP.
In the receive mode, The ADSIC (U406) acts as an interface to the ABACUS II IC, which can provide
digital output of I (In phase) and Q (Quadrature) data words directly to the DSP for processing. Or
the data can be filtered and discriminated by the ADSIC and data provided to the DSP as raw
discriminator sample data. The latter mode, with the ADSIC performing the filtering and
discrimination, is the typical mode of operation.
In the transmit mode, the ADSIC (U406) provides a serial digital-to-analog (D/A) converter. The data
generated by the DSP is filtered and reconstructed as an analog signal to present to the VCO and
Synthesizer as a modulation signal. Both the transmit and receive data paths between the DSP and
ADSIC are through the DSP SSI port.
68P81076C25-CJuly 1, 2002
Page 68
3-18Theory of Operation: ASTRO Spectra VOCON Board
When transmitting, the microphone audio is passed from the command board to the ADSIC, which
incorporates an analog-to-digital (A/D) converter to translate the analog waveform to a series of
data. The data is available to the DSP through the ADSIC parallel registers. In the converse way, the
DSP writes speaker data samples to a D/A in the ADSIC, which provides an analog speaker audio
signal to the audio power amplifier on the command board.
U402
8Kx24
SRAM
HC11/DSP
U403
8Kx24
SRAM
U414
8Kx24
SRAM
U404
256Kx8
FLASH
A0-A15
D0-D23
BUS
CONTROL
MODB
MODA
U405
DSP56001
EXTAL
Host
Port
SCI
SERIAL
SSI
SERIAL
Interface
Encryption
Interface
3.3.4RX Signal Path
The vocoder processes all received signals digitally. This requires a unique back end from a
standard analog radio. This unique functionality is provided by the ABACUS II IC with the ADSIC
(U406) acting as the interface to the DSP. The ABACUS II IC located on the RF board provides a
digital back-end for the receiver section. It provides a digital output of I (In phase) and Q
(Quadrature) data words at 20 kHz sampling rate through the ADSIC interface to the DSP. Refer to
the appropriate transceiver section for details on ABACUS II operation.
Gata Array
Logic
General
Purpose I/O
Speaker
D/A
System
Clock
U406
ADSIC
Microphone
A/D
Tx D/A
ABACUS Rx
Interface
Serial
Config.
Figure 3-8. VOCON Board - Vocoder Section
Modulation
Out
ABACUS
Interface
HC11
SPI
Command
Board
MAEPF-25106-O
The ADSIC interface to the ABACUS II is comprised of the four signals SBI, DIN, DIN*, and ODC
(refer to Figure 3-9).
July 1, 200268P81076C25-C
Page 69
Theory of Operation: ASTRO Spectra VOCON Board3-19
IRQB
8KHz
D8-D23
IRQB
SDO
Command Board
Interface
J501-40
ADSIC
DSP56001
U405
SC0
SC1
SSI
SERIAL
NOTE: An asterisk symbol (*) next to a signal name indicates a negative or NOT logic true signal.
ODC is a clock ABACUS II provides to the ADSIC. Most internal ADSIC functions are clocked by this
ODC signal at a rate of 2.4 MHz and is available as soon as power is supplied to the circuitry. This
signal may initially be 2.4 or 4.8 MHz after power-up. It is programmed by the ADSIC through the SBI
signal to 2.4 MHz when the ADSIC is initialized by the MCU through the SPI bus. For any
functionality of the ADSIC to exist, including initial programming, this reference clock must be
present. SBI is a programming data line for the ABACUS II. This line is used to configure the
operation of the ABACUS II and is driven by the ADSIC. The MCU programs many of the ADSIC
operational features through the SPI interface. There are 36 configuration registers in the ADSIC of
which four contain configuration data for the ABACUS II. When these particular registers are
programmed by the MCU, the ADSIC in turn sends this data to the ABACUS II through the SBI.
SC2
SCK
SRD
STD
A0-A2,A13-A15,RD*,WR*
2.4 MHz Receive Data Clock
20 KHz RX Data Interrupt
48KHz TX Data Interrupt
1.2 MHz Tx Data Serial Clock
Serial Receive Data
Serial Transmit Data
Figure 3-9. DSP RSSI Port - RX Mode
SCKR
RFS
TFS
SCKT
RXD
TXD
U406
SBI
DIN
DIN-
IDC
SBI
Data In
Data In*
ODC
ABACUS II
Interface
J501-6
J501-2
J501-1
J501-7
MAEPF-25107-O
DIN and DIN* are the data lines on which the I and Q data words are transferred from the ABACUS
II. These signals make up a differentially encoded current loop. Instead of sending TTL type voltage
signals, the data is transferred by flowing current one way or the other through the loop. This helps to
reduce internally generated spurious emissions on the RF board. The ADSIC contains an internal
current loop decoder which translates these signals back to TTL logic and stores the data in internal
registers.
In the fundamental mode of operation, the ADSIC transfers raw baseband data to the DSP. The DSP
can perform IF filtering and discriminator functions on this data to obtain a baseband demodulated
signal. However, the ADSIC contains a digital filter and discriminator function and can provide this
baseband demodulated signal directly to the DSP, this being the typical mode of operation. The
internal digital IF filter is programmable up to 24 taps. These taps are programmed by the MCU
through the SPI interface.
68P81076C25-CJuly 1, 2002
Page 70
3-20Theory of Operation: ASTRO Spectra VOCON Board
The DSP accesses this data through its SSI port. This is a 6 port synchronous serial bus. It is used
by the DSP for both transmit and receive data transferal, but only the receive functions will be
discussed here. The ADSIC transfers the data to the DSP on the SRD line at a rate of 2.4 MHz. This
is clocked synchronously by the ADSIC which provides a 2.4 MHz clock on SC0. In addition,
a 20 kHz interrupt is provided on SC1 signaling the arrival of a data packet. This means a new I and
Q sample data packet is available to the DSP at a 20 kHz rate which represents the sampling rate of
the received data. The DSP then processes this data to extract audio, signaling, etc. based on the
20 kHz interrupt.
In addition to the SPI programming bus, the ADSIC also contains a parallel configuration bus
consisting of D8-D23, A0-A2, A13-A15, RD*, and WR*, This bus is used to access registers mapped
into the DSP memory starting at Y:FFF0. Some of these registers are used for additional ADSIC
configuration controlled directly by the DSP. Some of the registers are data registers for the speaker
D/A. Analog speaker audio is processed through this parallel bus where the DSP outputs the
speaker audio digital data words to this speaker D/A and an analog waveform is generated which is
output on SDO (Speaker Data Out). In conjunction with the speaker D/A, the ADSIC contains a
programmable attenuator to set the rough signal attenuation. However, the fine levels and
differences between signal types is adjusted through the DSP software algorithms. The speaker D/A
attenuator setting is programmed by the MCU through the SPI bus.
The ADSIC provides an 8 kHz interrupt to the DSP on IRQB for processing the speaker data
samples. IRQB is also one of the DSP mode configuration pins at start up. This 8 kHz signal must be
enabled through the SPI programming bus by the MCU and is necessary for any audio processing to
occur.
For secure messages, the digital signal data must be passed to the secure module for decryption
prior to processing speaker data. The DSP transfers the data to and from the secure module through
it's SCI port consisting of TXD and RXD. The SCI port is a two wire duplex asynchronous serial port.
Configuration and mode control of the secure module is performed by the MCU through the SPI bus.
The ADSIC presents the analog speaker audio to the command board’s audio power amplifier.,
which drives an external speaker. For more information on this subject, refer to Section
3.2, "Command Board," on page 3-8.
Since all of the audio and signaling is processed in DSP software algorithms, all types of audio and
signalling follow this same path. There is, however, one exception. Low-speed trunking data is
processed by the host µC through the SCLK port of the DSP. This port is connected to port PA0 on
the host µC. The DSP extracts the low-speed data from the received signal and relays it to the host
µC for processing.
July 1, 200268P81076C25-C
Page 71
Theory of Operation: ASTRO Spectra VOCON Board3-21
3.3.5TX Signal Path
The transmit signal path follows some of the same design structure as the receive signal path
described in Section 3.3.4, "RX Signal Path," on page 3-18 (refer to Figure 3-10). It is advisable to
read through the section on RX Signal Path that precedes this section.
IRQB
DSP56001
U405
SSI
SERIAL
SC0
SC1
SC2
SCK
SRD
STD
A0-A2,A13-A15,RD*,WR*
2.4 MHz Receive Data Clock
20 KHz RX Data Interrupt
48KHz TX Data Interrupt
1.2 MHz Tx Data Serial Clock
8KHz
D8-D23
Serial Receive Data
Serial Transmit Data
IRQB
SCKR
RFS
TFS
SCKT
RXD
TXD
ADSIC
U406
MAI
VVO
VRO
SBI
DIN
DIN-
IDC
MODIN
REF MOD
SBI
Data In
Data In*
ODC
J501-39
J501-49
J501-48
ABACUS II
Interface
J501-6
J501-2
J501-1
J501-7
MAEPF-25108-O
Figure 3-10. DSP RSSI Port - TX Mode
The ADSIC contains a microphone A/D with a programmable attenuator for coarse level adjustment.
As with the speaker D/A attenuator, the microphone attenuator value is programmed by the MCU
through the SPI bus. The analog microphone signal from the command board is input to the A/D on
MAI (Mic Audio In). The microphone A/D converts the analog signal to a digital data stream and
stores it in internal registers. The DSP accesses this data through the parallel configuration bus
consisting of D8-D23, A0-A2, A13-A15, RD*, and WR*. As with the speaker data samples, the DSP
reads the microphone samples from registers mapped into it's memory space starting at Y:FFF0.
The ADSIC provides an 8 kHz interrupt to the DSP on IRQB for processing these microphone data
samples.
As with the received trunking low-speed data, low speed Tx data is processed by the MCU and
returned to the DSP at the DSP SCLK port connected to the MCU port PA0.
For secure messages, the digital signal may be passed to the secure module for encryption prior to
further processing. The DSP transfers the data to and from the secure module through its SCI port,
consisting of TXD and RXD. Configuration and mode control of the secure module is performed by
the MCU via the SPI bus.
The DSP processes these converted microphone samples, generates and mixes the appropriate
signalling, and filters the resultant data. This data is then transferred to the ADSIC IC on the DSP
SSI port. The transmit side of the SSI port consists of SC2, SCK, and STD. The DSP SSI port is a
synchronous serial port. SCK is the 1.2 MHz clock input derived from the ADSIC, which makes it
synchronous. The data is clocked over to the ADSIC on STD at a 1.2 MHz rate. The ADSIC
generates a 48 kHz interrupt on SC2 so that a new sample data packet is transferred at a 48 kHz
rate which sets the transmit data sampling rate at 48Ksp.
68P81076C25-CJuly 1, 2002
Page 72
3-22Theory of Operation: ASTRO Spectra VOCON Board
These samples are then input to a transmit D/A, which converts the data to an analog waveform.
This waveform is the modulation out signal from the ADSIC ports, VVO and VRO. These signals are
both sent to the command board, where they go through a gain stage and then to the VCO and
Synthesizer. VVO is used primarily for audio frequency modulation; VRO is used to compensate for
low-frequency response to pass Digital Private Line (DPL) modulated signals.The transmit side of
the transceiver is virtually identical to a standard analog FM radio.
Also required is the 2.4 MHz ODC signal from the ABACUS II IC. Although the ABACUS II IC
provides receiver functions, it is important to note that this 2.4 MHz reference is required for all of the
ADSIC operations.
3.3.6Controller Bootstrap and Asynchronous Buses
The SB9600 bus (see Figure 3-11) is an asynchronous serial communication bus, utilizing a
Motorola proprietary protocol. It provides a means for the MCU to communicate with other hardware
devices. In the ASTRO Digital Spectra radio, it communicates with hardware accessories connected
to the accessory connector and the remote interface board.
The SB9600 bus utilizes the UART internal to the MCU, operating at 9600 baud. The SB9600 bus
consists of LH/TX_Data (J501-18), LH/RX_Data (J501-17), and Busy_RTS (J501-20) signals.
LH/TX_Data and LH/RX_Data are the SCI TXD and RXD ports (U204-PD0 and PD1), respectively.
Busy_RTS (U204-PA3) is an active-low signal, which is pulled low when a device wants control of
the bus.
July 1, 200268P81076C25-C
Page 73
Theory of Operation: ASTRO Spectra VOCON Board3-23
The same UART internal to the MCU is used in the controller bootstrap mode of operation. This
mode is used primarily in downloading new program code to the FLASH ROMs on the VOCON
board. In this mode, the MCU accepts special code downloaded at 7200 baud through the SCI bus
instead of operating from program code resident in its ROMs.
J501-20
SB9600_BUSY
J501-18
LH_DATA/BOOT_DATA_OUT
J501-17
BOOT_DATA_IN
J501-43
RS232_DATA_OUT
J501-50
RS232_DATA_IN
J501-5
CTSOUT*
BOOT_DATA_OUT
BOOT_DATA_IN
PA3
HC11F1
U204
PD1 (TXD)
PD0 (RXD)
PJ2
SLIC IV
U206
RXDIN
PJ3
J501-42
RTS_IN*
RTSBIN
MAEPF-25109-O
Figure 3-11. Host SB9600 and RS232 Ports
A voltage greater than 10 Vdc applied to J501-31 (Vpp) will trip the circuit comprising Q203, Q204,
and VR207. This circuit sets the MODA and MODB pins of the MCU to bootstrap mode (logic 0,0). If
the Vpp voltage is raised to 12 Vdc required on the FLASH devices for programming, the circuit
comprising VR208, Q211, and Q208 will trip, supplying Vpp to the FLASH devices, U205 and U404.
The ASTRO Digital Spectra radio has an additional asynchronous serial bus which utilizes RS232
bus protocol. This bus utilizes the UART in the SLIC IC (U206). It consists of TX/RS232 (J501-43),
RX/RS232 (J501-50), CTS/RS232 (J501-5), and RTS/RS232 (J501-42). It is a four-wire duplex bus
used to connect to external data devices.
68P81076C25-CJuly 1, 2002
Page 74
3-24Theory of Operation: ASTRO Spectra VOCON Board
3.3.7Vocoder Bootstrap
The DSP has two modes of bootstrap: from program code stored in the FLASH ROM U404, or
retrieving code from the host port.
During normal modes of operation, the DSP executes program code stored in the FLASH ROM,
U404. Unlike the MCU, however, the DSP moves the code from the FLASH ROM into the three
SRAMs, U402, U403, and U414, where it is executed from. Since, at initial start-up, the DSP must
execute this process before it can begin to execute system code, it is considered a bootstrap
process. In this process, the DSP fetches 512 words, 1536 bytes, of code from the FLASH ROM,
starting at physical address $C000, and moves it into internal P memory. This code contains the
system vectors, including the reset vector. It then executes this piece of bootstrap code, which
basically in turn moves additional code into the external SRAMs.
A second mode of bootstrap allows the DSP to load this initial 512 words of data from the host port,
being supplied by the MCU. This mode is used for FLASH programming the DSP ROM when the
ROM may initially be blank. In addition, this mode may be used for downloading some diagnostic
software for evaluating that portion of the board.
The bootstrap mode for the DSP is controlled by three signals; MODA/IRQA*, MODB/IRQB*, and
D23. All three of these signals are on the DSP (U405). MODA and MODB configure the memory
map of the DSP when the DSP reset become active. These two signals are controlled by the ADSIC
(U406) during power-up, which sets MODA low and MODB high for proper configuration. Later these
lines become interrupts for analog signal processing. D23 controls whether the DSP will look for
code from the MCU or will retrieve code from the FLASH ROM. D23 by default is pulled high through
R404 which will cause the DSP to seek code from the FLASH ROM (U404) if this line is read high out
of reset. This line is also connected to an I/O port on the MCU which can configure it for the second,
host port, mode of bootstrap.
3.3.8Serial Peripheral Interface (SPI) Bus
This bus is a synchronous serial bus made up of a data, a clock, and an individual IC unique select
line. It's primary purpose is to configure the operating state of each IC. ICs programmed by this
include; ADSIC, Synthesizer, Prescaler, DAIC, and, if equipped, the secure module.
The MCU (U204) is configured as the master of the bus. It provides the synchronous clock
(SPI_SCK), a select line, and data (MOSI [Master Out Slave In]). In general the appropriate select
line is pulled low to enable the target IC and the data is clocked in. The SPI bus is a duplex bus with
the return data being clocked in on MISO (Master In Slave Out). The only place this is used is when
communicating with the secure module. In this case, the return data is clocked back to the MCU on
MISO (master in slave out).
3.3.9Controller Memory Map
Figure 3-12 depicts the controller section memory map for the parallel data bus as used in normal
modes of operation. There are three maps available for normal operation, but map 2 is the only one
used. In bootstrap mode, the mapping is slightly different and will be addressed later.
The external bus for the host controller (U204)) consists of one 32Kx8 SRAM (U202), one 32Kx8
EEPROM (U201), one IMEG FLASH ROM U205, and SLIC (U206) configuration registers. In
addition the DSP host port is mapped into this bus through the SLIC address space. The purpose of
this bus is to interface the MCU (U204) to these devices
July 1, 200268P81076C25-C
Page 75
Theory of Operation: ASTRO Spectra VOCON Board3-25
MAP 2
NON-MUX 32K COMMON
**
$0000
$1000
$2000
$3000
$4000
$5000
$6000
$7000
$8000
$9000
External
RAM
Int EE
F1 REGS
F1
INT RAM
SLIC REG
HOST PORT
Ext RAM
External
External
RAM
RAM
$0000
$0E00
$1000
$1060
$1400
$1500
$1600
$1800
SLIC III REGISTER
$1400 - $14FF
F1 REGISTERS
AND MEMORY:
INT RAM: $1060-$13FF
INT EE: $0E00-$0FFF
REGISTERS: $1000-$105F
$A000
$B000
$C000
$D000
$E000
$F000
$FFFF
COMMON ROM
BANKED ROM/EEPROM
*
*
CONTROLLED BY SLIC
$3fff
RAM
EXTERNAL EEPROM
CONTROLLED BY F1
MAEPF-24346-O
68P81076C25-CJuly 1, 2002
Figure 3-12. Controller Memory Mapping
Page 76
3-26Theory of Operation: ASTRO Spectra VOCON Board
The MCU executes program code stored in the FLASH ROMs. On a power-up reset, it fetches a
vector from $FFFE, $FFFF in the ROMs and begins to execute code stored at this location. The
external SRAM along with the internal 1Kx8 SRAM is used for temporary variable storage and stack
space. The internal 512 bytes of EEPROM along with the external EEPROM are used for non
volatile storage of customer-specific information. More specifically the internal EEPROM space
contains transceiver board tuning information and on power-down some radio state information is
stored in the external EEPROM.
The SLIC is controlled through sixteen registers mapped into the MCU memory at $1400-$14FF.
This mapping is achieved by the following signals from the MCU: R/W*, CSIO1*, HA0-HA4,HA8,
HA9. Upon power-up, the MCU configures the SLIC including the memory map by writing to these
registers.
The SLIC memory management functions in conjunction with the chip selects provided by the MCU
provide the decoding logic for the memory map which is dependent upon the “map” selected in the
SLIC. The MCU provides a chip select, CSGEN*, which decodes the valid range for the external
SRAM. In addition CSI01* and CSPROG* are provided to the SLIC decoding logic for the external
EEPROM and FLASH ROM respectively. The SLIC provides a chip select and banking scheme for
the EEPROM and FLASH ROM. The FLASH ROM is banked into the map in 16KB blocks with one
32KB common ROM block. The external EEPROM may be swapped into one of the banked ROM
areas. This is all controlled by EE1CS*, ROM1CS*, ROM2CS*, HA14_OUT, HA15_OUT, HA16, and
HA17 from the SLIC (U206) and D0-D8 and A0-16 from the MCU (U204).
The SLIC provides three peripheral chip selects; XTSC1B, XTCS2B, and XTCS3B. These can be
configured to drive an external chip select when its range of memory is addressed. XTSC1B is used
to address the host port interface to the DSP. XTSC2B is used to address a small portion of external
SRAM through the gate U211. XTSCB3 is used as general purpose I/O for interrupting the secure
module.
In bootstrap mode the memory map is slightly different. Internal EEPROM is mapped at $FE00$FFFF and F1 internal SRAM starts at $0000-$03FF. In addition, a special bootstrap ROM appears
in the ROM space from $B600-$BFFF. For additional information on bootstrap mode, refer to Section
3.3.6, "Controller Bootstrap and Asynchronous Buses," on page 3-22.
3.3.10 Vocoder Memory Map
The vocoder (DSP) external bus consists of three 32k x 8 SRAMs (U401, U402, and U403), one
256k x 8 FLASH ROM (U404), and ADSIC (U406) configuration registers. Refer to Figure 3-13.
The DSP56001A (U405) has a 24 bit wide data bus (D0-D23) and a 16 bit wide address bus
(A0 - A15). The DSP can address three 64k x 24 memory spaces: P (Program), Dx (Data X), and Dy
(Data Y). These additional RAM spaces are decoded using PS* (Program Strobe), DS* (Data
Strobe), and X/Y*. RD* and WR* are separate read and write strobes.
The ADSIC provides memory decoding for the FLASH ROM (U404). EPS* provides the logic:
A15 x (A14
and is used as a select for the ROM. The ADSIC provide three bank lines for selecting 16k byte
banks from the ROM. This provides decoding for 128k bytes from the ROM in the P: memory space.
PS* is used to select A17 to provide an additional 128k bytes of space in Dx: memory space for the
ROM.
⊕ A13)
July 1, 200268P81076C25-C
Page 77
Theory of Operation: ASTRO Spectra VOCON Board3-27
$FFFF
$E000
$DFFF
$A000
$9FFF
$8000
$7FFF
ADS Vectors
External ROM
16KB Physical
Banks
$00000-1FFFF
External
RAM
U401
External ROM
16KB Physical
Banks
$20000-3FFFF
Not Used
External
RAM
U402
DyDxP
ADSIC
Registers
External
RAM
U403
$2000
$1FFF
$1000
$0FFF
$0200
$01FF
$0000
ADS P Ram
Internal P Ram
ADS Dx Ram
Internal X Rom
Internal Dx Ram
ADS Dy Ram
Internal Y Rom
Internal Dy Ram
MAEPF-26007-A
Figure 3-13. Vocoder Memory Mapping
The ADSIC internal registers are decoded internally and start at $E000 in Dy:. These registers are
decoded using A0-A2, A13-A15, and PS* from the DSP. The ADSIC internal registers are 16 bits
wide, so only D8-D23 are used.
68P81076C25-CJuly 1, 2002
Page 78
3-28Theory of Operation: ASTRO Spectra VOCON Board
The DSP program code is stored in the FLASH ROM, U404. During normal modes of operation, the
DSP moves the appropriate program code into the three SRAMs (U401, U402, and U403) and
internal RAM for execution. The DSP never executes program code from the FLASH ROM itself. At
power-up after reset, the DSP downloads 512 words (1536 bytes) from the ROM, starting at $C000,
and puts it into the internal RAM, starting at $0000, where it is executed. This segment of program
code contains the interrupt vectors and the reset vector, and is basically an expanded bootstrap
code. When the MCU messages the DSP that the ADSIC has been configured, the DSP overlays
more code from the ROM into external SRAM and begins to execute it. Overlays occur at different
times when the DSP moves code from the ROM into external SRAM, depending on immediate mode
of operation, such as changing from transmit to receive.
3.3.11 MCU System Clock
The MCU (U701) system clock is provided by circuitry internal to the MCU and is based on the
crystal reference, Y100. The nominal operating frequency is 7.3728 MHz. This signal is available as
a clock at 4XECLK on U701 and is provided to the SLIC (U702) for internal clock timing. The MCU
actually operates at a clock rate of 1/4 the crystal reference frequency or 1.8432 MHz. This clock is
available at ECLK on U701.
The MCU clock contains a crystal warp circuit comprised of L120, Q102, and C162. This circuit is
controlled by an I/O port (PA6) on the MCU. This circuit moves the operating frequency of the
oscillator about 250ppM on certain receive channels to prevent interference from the MCU bus
noise.
3.3.12 DSP System Clock
The DSP (U405) system clock, DCLK, is provided by the ADSIC (U406). It is based off the crystal
reference, Y401, with a nominal operating frequency of 33.0000 MHz. The ADSIC contains an
internal clock-divider circuit that can divide the system clock from 33 MHz to 16.5 MHz or 8.25 MHz
operation. The DSP controls this divider by writing to the ADSIC parallel registers. The frequency is
determined by the processes the DSP is running and, to reduce system power consumption, is
generally configured to the slowest operating speed possible.
The additional circuitry of CR402, L401, C416, C417, C419, and C422 make up a crystal warp
circuit. This circuit is controlled by the OSCw signal from ADSIC, which is configured by the host
through the SPI bus. The crystal warp circuit moves the operating frequency of the oscillator about
400ppM on certain receive channels to prevent interference from the DSP bus noise.
3.3.13 Radio Power-Up/Power-Down Sequence
Radio power-up begins when the user closes the radio on/off switch on the control top, placing 7.5
Vdc on the B+_SENSE line. This signal enables the pass element Q106 through Q105, enabling
SW_B+ to the controller board and the transceiver board. B+_SENSE also enables the +5 Vdc
regulator, U709. When +5 Vdc has been established, it is sensed by the supervisory IC, U726, which
disables the system reset through the delay circuit R208 and C214.
When the MCU comes out of reset, it fetches the reset vector in ROM at $FFFE, $FFFF and begins
to execute the code this vector points to. It configures the SLIC through the parallel bus registers.
Among other things it enables the correct memory map for the MCU. It configures all the transceiver
devices on the SPI bus. The MCU then pulls the ADSIC out of reset and, after a minimal delay, the
DSP also. It then configures the ADSIC via the SPI bus, configuring, among other things, the DSP
memory map. While this is happening, the DSP is fetching code from ROM U404 into internal RAM
and beginning to execute it. It then waits for a message from the MCU that the ADSIC has been
configured, before going on.
July 1, 200268P81076C25-C
Page 79
Theory of Operation: ASTRO Spectra VOCON Board3-29
During this process, the MCU does power diagnostics. These diagnostics include verifying the MCU
system RAM, and verifying the data stored in the internal EEPROM, external EEPROM, and FLASH
ROMs. The MCU queries the DSP for proper status and the results of DSP self tests. The DSP self
tests include testing the system RAM, verifying the program code in ROM U404, and returning the
ADSIC configuration register checksum. Any failures cause the appropriate error codes to be sent to
the display. If everything is OK, the appropriate radio state is configured and the unit waits for user
input.
On power-down, the user opens the radio on/off switch, removing the B+_SENSE signal from the
controller board. This does not immediately remove power, as the MCU holds this line active through
B+_CNTL. The MCU then saves pertinent radio status data to the external EEPROM. Once this is
done, B+_CNTL is released, shutting off SW_B+ at Q106 and shutting down the 5-Vdc regulator
U709. When the regulator slumps to about 4.7 Vdc, supervisory IC U726 activates a system reset to
the SLIC, which in turn resets the MCU.
3.3.14 VOCON BOARD Signals
Due to the nature of the schematic-generating program, signal names must be different when they
are not directly connected to the same point. The following tables provide a cross-reference to the
various pinouts for the same functional signal.
Table 3-2. VOCON Board Address Bus (A) Pinouts
BusU402U403U404U405U406U414U415
A0A4A420C2E9A4--
A1B4B419D3E10B4--
A2A3A318D2E8A3--
A3B3B317E2--B3--
A4A2A216D4--A2--
A5B2B215B1--B2--
A6J6J614E3--J6--
A7K7K713F1--K7--
A8J7J73F2--J7--
A9K8K82F3--K8--
A10B8B831G1--B8--
A11A8A81J2--A8--
A12B7B712 K1-- B7--
A13J3--4H3D9--2
A14----5G2B9--1
A15K3K311H2D10J3--
68P81076C25-CJuly 1, 2002
Page 80
3-30Theory of Operation: ASTRO Spectra VOCON Board
Table 3-3. VOCON Board Address Bus (HA) Pinouts
BusU201U202U204U205U206U210U405
HA01310D220D7 20E9
HA1119C219C719F8
HA2108C118C818F9
HA38 7 D117D8 17--
HA42 6 E316E6 16--
HA57 5 E215-- 15--
HA66 4 E114-- 14--
HA75 3 E413-- 13--
HA82725F13F63--
HA91224F32F72--
HA102421F231--31--
HA112623G11--1--
HA1242F412--12--
HA132826G24--4--
HA1431H1-In5H8-In
H4-Out
HA15----H2-In11H7-In
K3-Out
HA16------10K610--
HA17------6G56--
5--
11--
Table 3-4. VOCON Board Data Bus (D) Pinouts
BusU402U403U404U405U406U414
D0B9B921G3--B9
D1C8C822J1--C8
D2C9C923K3--C9
D3D9D925L3--D9
D4E8E826J3--E8
D5E9E927K4--E9
D6F9F928H4--F9
D7G9G929L2--G9
D8G8G8--K2H10G8
July 1, 200268P81076C25-C
Page 81
Theory of Operation: ASTRO Spectra VOCON Board3-31
Table 3-4. VOCON Board Data Bus (D) Pinouts (Continued)
BusU402U403U404U405U406U414
D9H8H8--J4H9H8
D10J9J9-- K5H8J9
D11J8J8-- L5J8J8
D12J2J2-- J5L9J2
D13J1J1-- K6K8J1
D14H2H2--J6L8H2
D15G2G2-- H7J7 G2
D16G1G1-- L9 K7 G1
D17F1F1--K8L7F1
D18E1E1-- K7J6 E1
D19E2E2-- J7 K6E2
D20D1D1--L8J5D1
D21C1C1--K10L6C1
D22C2C2--J9L5C2
D23B1B1-- J10K5B1
Table 3-5. VOCON Board Data Bus (HD) Pinouts
BusU201U202U204U205U206U210U405
HD014 1 C621 C321 C7
HD11512B822B122B8
HD21613C723C223D7
HD31815D525D425A9
HD41916C826C126C9
HD52017D727D227C10
HD62118D628D328D8
HD72319D829D129C8
68P81076C25-CJuly 1, 2002
Page 82
3-32Theory of Operation: ASTRO Spectra VOCON Board
Table 3-6. U204 (MCU)
U204
Pin #
B1PE0R260
B2PE1 B SENSE/LBAT/PWR DWNVR214
C3PE2 N/C
A3PE3 EMERGJ901-4
D3PE4 N/C
A2PE5N/C
B3PE6 SPKR COMMONR263
C4PE7 EXT SPKRR261
B74XECLK (7.3726 MHz)U206-A3
J7PD0 BOOT DATA IN (RXD)J501-17 U206
G6PD1 BOOT DATA OUT (TXD)J501-18 U208
H6PD2 MISOJ801-7
J6PD3 MOSIJ501-9 J801-8
G5PD4 SPI SCKJ501-8 J801-9
DescriptionTo/From
H5PD5 DA SEL*J501-13
C5MOD AQ204C
B5MOD BQ204C
G3PA0 SCLKU405-C6
U406-C9
J2PA1 BOOT MODEU405
H3PA2 HREQ*U405-B10
J3PA3 SB9600 BUSYJ501-20
G4PA4 IRQA*U406-F10
U405-H10
H4PA5 BOOTSTRAP*U206-E5
J4PA6 ECLK SHIFTQ205B
F5PA7N/C
E5RESET/RESET*U201-31
U206-E4
E6PG7 CSPROG*U206-E3
F8PG6 CSGEN*U211-1
G8PG5 CS101*U206-G1
July 1, 200268P81076C25-C
Page 83
Theory of Operation: ASTRO Spectra VOCON Board3-33
Table 3-6. U204 (MCU) (Continued)
U204
Pin #
G7PG4 ADSIC RST*U406-A8
F7PG3 ADSIC SEL*U406-B8
H8PG2 DSP RST*U405-G9
F6PG1 ROSC/PSC CE*J501-12
H7PG0 SYN SEL*J501-11
B6R/W*U405-D9
A5ECLK (1.8432 MHz)U206-A4
E8XIRQ*R233
E7IRQ*U206-E2
A6EXTAL 7.3728 MHzY201
A7XTALQ205C
DescriptionTo/Fr o m
U206-B3
Table 3-7. U206 (SLIC)
U206
Pin #
F3PH0N/C
F4PH1N/C
F2PH2N/C
H1PH3N/C
G3PH4N/C
H2PH5 INT PTT*J501-30
H3PH6 EMC REQJ801-11
K2PH7 LOCK DET*J501-10
B4PJ0 MOB IRQ*J501-26
D5PJ1 VIP IN2J501-25
A5RS232 DATA OUTJ501-43
DescriptionTo / F r o m
U206-H2
U302-41
CR502
B6PJ3 CTSOUT*J501-5
68P81076C25-CJuly 1, 2002
Page 84
3-34Theory of Operation: ASTRO Spectra VOCON Board
Table 3-7. U206 (SLIC) (Continued)
U206
Pin #
A6PJ4R268
C6PJ5 OPT SEL2 (KEYLOAD*)R237
A7PJ6 VIP IN1J501-24
D6PJ7 EMC EN*J801-10
C9POR*U409-2
E4HC11RST*/RESET*U204-E5
C4OE*U201-25
B3R/W*U405-D9
E5BOOTSTRAP*U204-H4
A2MEM R/W*U201-29
E3AV*/CSPROG*U204-E6
DescriptionTo/ F r om
U201-31
U202-22
U205-32
U210-32
U204-B6
U202-27
G1CE*/CS101*U204-G8
G2SCNSLBR252
K5ROM1CS*U205-30
F5ROM2CS*U210-30
J4EE1CS*U201-22
J8KEYFAIL*J801-15
J501-21
B2RS232 DATA INJ501-50
J2BOOT DATA INJ501-17 U204-
J7
A34XECLKU204-B7
A4ECLKU204-A5
J3VIP OUT2J501-23
G4SPKREN*J501-44
K8BUSY OUT*J501-19
G9TXPA EN*J501-14
F85V EN*J501-15
July 1, 200268P81076C25-C
Page 85
Theory of Operation: ASTRO Spectra VOCON Board3-35
Table 3-7. U206 (SLIC) (Continued)
U206
Pin #
G7MICENJ501-45
J9B+ CNTLU409-2
E7VIP OUT1J501-22
K7CS3B EMC MAKEUP*J801-12
G6CS2B RAM SEL*U211-2
J7CS1B HEN*U405-E8
G8DISP EN*/LATCH SEL*J601-4
H9RED LEDN/C
E8GRN LEDN/C
E2IRQ*U204-E7
DescriptionTo / F r o m
Q206B
Table 3-8. VOCON U405 (DSP)
U405
Pin #
C1PS*U404-6 U406-D8
C3DS*
A3RD*U404-32 U406-F8
C4WR*U404-7 U406-G10
B3X/Y*
A4BR*R411
B4BG*/BS*R432
H10MODA/IRQA*U204-G4 U406-F10
H9MODB/IRQB*U406-F9
J8XTALR415
K9EXTALU406-G9 (DCLK)
A2STOU406-H1
C5SROU406-L3
B6SCKU406-G3
DescriptionTo/From
B2SC2U406-H2
68P81076C25-CJuly 1, 2002
Page 86
3-36Theory of Operation: ASTRO Spectra VOCON Board
Table 3-8. VOCON U405 (DSP) (Continued)
U405
Pin #
B5SC1U406-J4
B9SC0U406-K4
C6SCLKU204-G3
A7TXD/EMC RXDJ801-3
B7RXD/EMC TXDJ801-4
G9RESET/DSP RST*U204-H8
E10HACK*R409
B19HREQ*U204-H3
E8HEN*U206-J7
D9HR/W*U204-B6
DescriptionTo/From
U406-C9
Table 3-9. VOCON U406 (ADSIC)
U406
Pin #
D8PS*U404-6
G10WR*U405-C4
F8RD*U405-A3
J9RSELU403-J3
G2TP1R407
G1TP2N/C
A4AB1R402
B8SEL*/ADSIC SEL*U204-F7
A8RST*/ADSIC RST*U204-G7
F10IRQA/IRQA*U204-G4
DescriptionTo / F r o m
U405-C1
U404-7
U402/3/14-K2
U404-32
U402/3/14-K6
U414-K3
U405-H10
F9IRQB/IRQB* 8 kHzU405-H9
July 1, 200268P81076C25-C
Page 87
Theory of Operation: ASTRO Spectra VOCON Board3-37
Table 3-9. VOCON U406 (ADSIC) (Continued)
U406
Pin #
F2SSW/EPS*U404-30
C9SCLK/SPI SCKU204-G5
C10SPO/MOSIJ501-9
C1MA1U501-39
B5SDOU501-40
B1VRO REFMODJ501-48
B2MODINJ501-49
L3RXD SRO 2.4 MHzU405-C5
J4RFS SC1U405-B5
K4SCKR SCOU405-B9
H1TXD STOU405-A2
H2TFS SC2 48 kHzU405-B2
DescriptionTo/ F rom
J501-8
J801-9
J801-8
G3SCKT SCK 1.2 MHzU405-B6
C8DA4 BNK2U404-10
C3DA7B BNK1U404-11
B6DA7A BNK0U404-5
J1N/C
J2N/C
K1N/C
K2N/C
H3DIN*/DOUT*J501-1
K3DIN/DOUTJ501-2
F3IDC ODC 2.4 MHzJ501-7
J3SBIJ501-6
C7XTL 33 MHzY401
C6EXTLY401
K9OSC*CR402
G9DCLKU405-K9
68P81076C25-CJuly 1, 2002
Page 88
3-38Theory of Operation: ASTRO Spectra Plus VOCON Board
3.4ASTRO Spectra Plus VOCON Board
This section of the theory of operation provides a detailed circuit description of an ASTRO Digital
Spectra Plus Vocoder/Controller (VOCON) Board. When reading the Theory of Operation, refer to
your appropriate schematic and component location diagrams located in “Chapter 7. Schematics,
Component Location Diagrams, and Parts Lists” of this manual. This detailed Theory of Operation
will help isolate the problem to a particular component. However, first use the ASTRO Digital Spectra and Digital Spectra Plus Mobile Radios Basic Service Manual to troubleshoot the problem to a
particular board.
NOTE: The information in this subsection applies to the Plus VOCON Board. Refer to Section
3.3, "ASTRO Spectra VOCON Board," on page 3-15 for information on the ASTRO Spectra
VOCON (non Plus) board.
3.4.1General
The ASTRO Spectra Plus VOCON board consists of two subsystems; the vocoder and the controller.
Although these two subsystems share the same printed circuit board and work closely together, it
helps to keep their individual functionality separate in describing the operation of the radio. The
controller section is the central interface between the various subsystems of the radio. It is very
similar to the digital logic portion of the controllers on many existing Motorola radios. Its main task is
to interpret user input, provide user feedback, and schedule events in the radio operation, which
includes programming ICs (Integrated Circuits), steering the activities of the DSP (Digital Signal
Processor), and sending messages to the display through the control head. The vocoder section
performs functions previously performed by analog circuitry. This includes all tone signaling, trunking
signaling, and conventional analog voice, etc. All analog signal processing is done digitally utilizing a
DSP56600. In addition it provides a digital voice plus data capability utilizing IMBE voice
compression algorithms. Vocoder is a general term used to refer to these DSP based systems and is
short for voice encoder. In addition, the ASTRO Spectra Plus VOCON board provides the
interconnection between the MCU (microcontroller unit), DSP, command board, and UCM (Universal
Encryption Module) on secure-equipped radios.
3.4.2ASTRO Spectra Plus Controller Section
Refer to Figure 3-14 and your specific schematic diagram located in Chapter 7.
The controller section of the ASTRO Spectra Plus VOCON board consists entirely of digital logic
comprised of a microcontroller unit core (Patriot IC-U300), and memory consisting of: SRAM (U302),
and FLASH ROM (U301). The Patriot IC is a dual-core processor that contains a DSP56600 core, a
MCore 210 microcontroller core and custom peripherals. Note: When the Controller Section
references the MCU, it will be referencing the Mcore 210 inside the Patriot IC (U300).
The MCU (U300) memory system is comprised of a 256k x 16 SRAM (U302) and a 2M x 16 FLASH
ROM (U301). The MCU also contains 22.5k x 32 of internal SRAM. The FLASH ROM contains the
programs that the Patriot IC executes, and is used to store customer specific information and radio
personality features (i.e. codeplug information). The FLASH ROM allows the controller firmware to
be reprogrammed for future software upgrades or feature enhancements. The SRAM is used for
scratchpad memory during program execution.
The controller performs the programming of all peripheral ICs. This is done via a serial peripheral
interface (SPI) bus, and through General Purpose Input/Outputs (GPIO) from the Patriot IC. ICs
programmed through these interfaces include the Synthesizer, Prescaler, DAIC, and KRSIC (U200)
and ADDAG (U201).
July 1, 200268P81076C25-C
Page 89
Theory of Operation: ASTRO Spectra Plus VOCON Board3-39
In addition to the SPI bus, the controller also maintains two asynchronous serial busses; the SB9600
bus and an RS232 serial bus. The SB9600 bus is for interfacing the controller section to different
hardware option boards, some of which may be external to the radio. The RS232 is used as a
common data interface for external devices.
User input from the control head is sent to the controller through SB9600 bus messages. Feedback
to the user is provided by the display on the control head. The display is 2-line 14 characters on the
W3 model, 8 characters on W4, W5, and W7 models; and 11 characters on the W9 model.
The controller schedules the activities of the DSP through the host port interface, which is internal to
the Patriot IC (the MCU and DSP are both contained within the Patriot IC). This includes setting the
operational modes and parameters of the DSP. The controlling of the DSP is similar to programming
analog signaling ICs on standard analog radios.
FLASH
Command Board
Command Board
ADDAG
ADDAG
Encryption BoardSRAM
Encryption BoardSRAM
KRSIC
KRSIC
SPI
SPI
SSI
SSI
GPIO
GPIO
PATRIOT
PATRIOT
U300
U300
Address/Data/
Address/Data/
Control
Control
22.5k x 32
22.5k x 32
SRAM
SRAM
DSP 56600
DSP 56600
FLASH
U301
U301
2M x 16
2M x 16
U302
U302
256k x 16
256k x 16
Figure 3-14. ASTRO Spectra Plus VOCON Board - Controller Section
3.4.3ASTRO Spectra Plus Vocoder Section
Refer to Figure 3-15 and your specific schematic diagram in Chapter 7.
The vocoder section of the ASTRO Spectra Plus VOCON board is made up of a digital signal
processor (DSP) core, 84Kx24 Program RAM, 2Kx24 Program ROM, and 62Kx16 Data RAM, which
are all integrated into the Patriot IC (U300). The vocoder also contains the KRSIC (U200) and
ADDAG (U201).
The FLASH ROM (U301) contains both the program code executed by the DSP and the controller
firmware. As with the FLASH ROM used in the controller section, the FLASH ROM is
reprogrammable so new features and algorithms can be updated in the field as they become
available. Depending on the mode and operation of the DSP, corresponding program code is moved
from the FLASH ROM into the faster SRAM, where it is executed at the full bus rate.
The KRSIC and ADDAG IC's are the support IC's for the DSP. In the receive mode, the KRSIC
(U200) acts as an interface to the ABACUS IC, which can provide data samples directly to the DSP
for processing. In the transmit mode, the ADDAG (U201) provides a serial digital-to-analog (D/A)
converter. The ADDAG (U201) also has a function in receive mode for special applications. The data
generated by the DSP is filtered and reconstructed as an analog signal to present a modulation
signal to the VCO (voltage-controlled oscillator). Both the transmit and receive data paths between
the DSP and ADDAG are through the DSP SSI port.
68P81076C25-CJuly 1, 2002
Page 90
3-40Theory of Operation: ASTRO Spectra Plus VOCON Board
When transmitting, the microphone audio is passed from the command board to the MC145483
CODEC (U402), which incorporates an analog-to-digital (A/D) converter to translate the analog
waveform to a data stream. The data is made available to the DSP through the Serial Audio Port
(SAP) of the Patriot IC. In the converse way, the DSP writes speaker data samples to a D/A in the
CODEC (U402) through the SAP. The CODEC (U402) provides an analog speaker audio signal to
the audio power amplifier on the command board.
Command Board
Figure 3-15. ASTRO Spectra Plus VOCON Board - Vocoder Section
PATRIOT
U300
SPI
SSI - BBP
GPIO
KRSICADDAGCODEC
ABACUS
Interface
Modulation
Out
Address/Data/
Control
22.5k x 32
SRAM
DSP 56600
SSI - SAP
Speaker
D/A
FLASH
U301
2M x 16
SRAM
U302
256k x 16
Mic
A/D
Encryption
Board
Command
Board
July 1, 200268P81076C25-C
Page 91
Theory of Operation: ASTRO Spectra Plus VOCON Board3-41
_
_
3.4.4ASTRO Spectra Plus RX Signal Path
The vocoder processes all received signals digitally. This requires a unique back end from a
standard analog radio. This unique functionality is provided by the ABACUS IC with the KRSIC
(U200) acting as the interface to the DSP. The ABACUS IC located on the transceiver board
provides a digital back-end for the receiver section. It provides a digital output of I (In phase) and Q
(Quadrature) data words at a 20 kHz sampling rate (refer to the Receiver Back-End section for more
details on ABACUS operation). This data is passed to the DSP through an interface with the KRSIC
(U200) for appropriate processing. The KRSIC interface to the ABACUS is comprised of the four
signals SBI, DIN, DIN*, and ODC (refer to Figure 3-16).
PATRIOT
U300
DSP 56600
SAPBBP
SCKA
STDA
SC2A
512 kHz
8 kHz
Data
MCLK
DR
FSR
GPIO
SC0B
SRDB
SC1B
CODEC
U402
RO_NEG
800 KHz
Serial Receive Data
20 kHz
SDO
Command
D0-D7,
RS0-RS4
ABA_CLK
ABA_RXD
ABA_FSYNC
Board
J501-40
KRSIC
U200
RXData
RXData
RXODC
HI
LO
ABACUS II
Interface
SBI
Data In
Data In*
ODC
J501-6RXSBI
J501-2
J501-1
J501-7
Figure 3-16. ASTRO Spectra Plus RX Mode
NOTE: An asterisk symbol (*) next to a signal name indicates a negative or NOT logic true signal.
ODC is a clock ABACUS provides to the KRSIC. Most internal KRSIC functions are clocked by this
ODC signal at a rate of 2.4 MHz and is available as soon as power is supplied to the circuitry. This
signal may initially be 2.4 or 4.8 MHz after power-up. It is programmed by the KRSIC through the SBI
signal to 2.4 MHz when the KRSIC is initialized by the MCU (in the Patriot IC) through GPIO. SBI is
a programming data line for the ABACUS. This line is used to configure the operation of the
ABACUS and is driven by the KRSIC. The MCU programs many of the KRSIC operational features
through the GPIO interface. When the KRSIC is programmed properly by the MCU, the KRSIC in
turn sends this data to the ABACUS through the SBI.
DIN and DIN* are the data lines on which the I and Q data words are transferred from the ABACUS.
These signals make up a differentially encoded current loop. Instead of sending TTL type voltage
signals, the data is transferred by flowing current one way or the other through the loop. This helps to
reduce internally generated spurious emissions on the RF board. There are single-ended driver
circuits between the ABACUS and the KRSIC, which are used to convert the differential current
driven by the ABACUS. After the driver circuits, the I and Q samples are detected and transferred to
a serial transmitter.
68P81076C25-CJuly 1, 2002
Page 92
3-42Theory of Operation: ASTRO Spectra Plus VOCON Board
The DSP accesses this data through its SSI port. The SSI port is used by the DSP for both transmit
and receive data transferal, but only the receive functions will be discussed in this section. The
KRSIC transfers the data to the DSP on the SRDB line at a rate of 1.2 MHz. This is clocked
synchronously by the KRSIC which provides a 1.2 MHz clock on SC0B. In addition, a 20 kHz
interrupt is provided on SC1B, signaling the arrival of a data packet. This means the I and Q sample
data packets are available to the DSP at a 20 kHz rate which represents the sampling rate of the
received data. The DSP then processes this data to extract audio, signaling, etc. based on the 20
kHz interrupt.
Speaker audio is processed by the DSP (in the Patriot IC), which outputs the audio data words to the
speaker D/A inside the CODEC (U402), and an analog waveform is generated on the SDO (Speaker
Data Out) line. In conjunction with the speaker D/A, the CODEC (U402) has the ability to attenuate
the receive analog output, using three data bits which provide programmable attenuation to set the
rough signal attenuation.
For secure messages, the digital signal data must be passed to the secure module for decryption
prior to DSP processing of the speaker data. The DSP transfers the data to and from the secure
module through it's SSI port consisting of TXD and RXD. The secure module communicates with the
DSP through its SPI bus, therefore a SSI to SPI conversion circuit is on the ASTRO Spectra Plus
VOCON board to ensure communication between the DSP and the secure module. Configuration
and mode control of the secure module is performed by the MCU through the SSI/SPI bus.
The CODEC presents the analog speaker audio to the command board's audio power amplifier,
which drives the external speaker. For more information on this subject, refer to Section
3.2, "Command Board," on page 3-8.
Since all of the audio and signaling is processed in DSP software algorithms, all types of audio and
signaling follow this same path. There is, however, one exception. Low-speed trunking data is
processed by the host uP through the SCLK port of the DSP. The DSP extracts the low-speed data
from the received signal and relays it to the host uP for processing.
3.4.5ASTRO Spectra Plus TX Signal Path
The transmit signal path (refer to Figure 3-17) follows some of the same design structure as the
receive signal path described in Section 3.4.4, "ASTRO Spectra Plus RX Signal Path," on page 3-41.
PATRIOT
U300
DSP 56600
SAPBBP
SCKA
SRDA
SC2A
512 kHz
Data
8 kHz
MCLK
DT
FSR
SCKB
STDB
SC2B
CODEC
U402
2.4 MHz
Serial TX Data
48 kHz
TG
ADDAG
SCK
STD
D/A
Conv.
Gain / Attenuation
Stages
U400,401,404
U201
OUTQB
OUTQ
FMOUTSFS
MOD OUT
J501-49
REF MOD
J501-48
U202
MAI
J501-39
Figure 3-17. ASTRO Spectra Plus TX Mode
July 1, 200268P81076C25-C
Page 93
Theory of Operation: ASTRO Spectra Plus VOCON Board3-43
The analog microphone signal from the command board is passed to the ASTRO Spectra Plus
VOCON on MAI (Mic Audio In). This signal passes through gain and attenuation stages so that the
correct amplitude level of the audio is presented to the CODEC input. The CODEC contains a
microphone A/D. The microphone A/D converts the analog signal to a digital data stream and
transmits them to the SAP of the Patriot IC. The DSP accesses this data through this port. As with
the speaker data samples, the DSP reads the microphone samples from registers mapped into its
memory space.
As with the received trunking low-speed data, low speed transmit data is processed by the MCU and
returned to the DSP. For secure messages, the digital signal data may be passed to the secure
module prior to DSP processing before the ADDAG IC. The DSP transfers the data to and from the
secure module through it's SSI port consisting of TXD and RXD. The secure module communicates
with the DSP through its SPI bus, therefore a SSI to SPI conversion circuit is on the ASTRO Spectra
Plus VOCON board to ensure communication between the DSP and the secure module.
Configuration and mode control of the secure module is performed by the MCU through the SSI / SPI
bus.
The DSP processes these microphone samples, generates and mixes the appropriate signaling, and
filters the resultant data. This data is then transferred to the ADDAG IC on the DSP BBP (Baseband
Port) - SSI port. The transmit side of the SSI port consists of SC2B, SCKB, and STDB. The DSP
BBP-SSI port is a synchronous serial port. SCKB is the 2.4 MHz clock input derived from the
ADDAG, which makes it synchronous. The data is clocked over to the ADDAG on STDB at a
2.4 MHz rate. The ADDAG generates a 48 kHz interrupt on SC2B so that a new sample data packet
is transferred at a 48 kHz rate, which sets the transmit data sampling rate at 48Ksp.
Within the ADDAG IC, these samples are then input to a transmit D/A, which converts the data to an
analog waveform. This waveform is the modulation out signal from the ADDAG ports, FMOUT,
OUTQ, and OUTQB. FMOUT is single-ended, while OUTQ and OUTQB form a differential pair. This
pair is then sent to an Op-Amp (U202), which outputs a single-ended waveform. FMOUT is passed
through an Op-Amp (U202) for attenuation. These signals are both sent to the command board,
where they go through a gain stage and then to the VCO and Synthesizer. MODOUT is used
primarily for audio frequency modulation; REFMOD is used to compensate for low-frequency
response to pass subaudible modulated signals (such as PL).
3.4.6ASTRO Spectra Plus Controller Bootstrap and Asynchronous Busses
The SB9600 bus (see Figure 3-18) is an asynchronous serial communication bus, utilizing a
Motorola proprietary protocol. It provides a means for the MCU to communicate with other hardware
devices. In the ASTRO Digital Spectra Plus radio, it communicates with hardware accessories
connected to the accessory connector and the remote interface board.
The SB9600 bus utilizes the UART internal to the MCU, operating at 9600 baud. The SB9600 bus
consists of LH / TX_Data (J501-18), LH / RX_Data (J501-17), and BUSY_RTS (J501-20) signals.
LH / TX_Data and LH / RX_Data are the UTXD1 (K11) and URXD1 (K12) ports of the Patriot IC
(U300), respectively. BUSY_RTS (U300-URTS1- L16) is an active-low signal, which is pulled low
when a device wants control of the bus.
The same UART internal to the MCU is used in the controller bootstrap mode of operation. This
mode is used primarily in downloading new program code to the FLASH ROM (U301) on the
VOCON board. In this mode, the MCU accepts special code downloaded at 115k baud through the
UART instead of operating from program code resident in its ROMs.
A voltage greater than 11 Vdc applied to J501-31 (Vpp) will trip the circuit comprising VR304, Q300,
and U307. This circuit sets the MOD pin (J1) of the MCU to bootstrap mode (logic 1). A voltage
greater than 7 Vdc applied to J501-31 (Vpp) will trip the circuit comprising VR305 and Q302. This will
not put the MCU in Bootstrap mode, but the software will detect this using pin PA7 (G11), which will
allow the user to interface with the Customer Programming Software, Tuner, and Flashport.
68P81076C25-CJuly 1, 2002
Page 94
3-44Theory of Operation: ASTRO Spectra Plus VOCON Board
The ASTRO Digital Spectra Plus radio has an additional asynchronous serial bus, which utilizes the
RS232 bus protocol. This bus utilizes the secondary UART in the Patriot IC (U300). It consists of TX
/ RS232 (J501-43), RX / RS232 (J501-50), CTS / RS232 (J501-5), and RTS / RS232 (J501-42). It is
a four-wire duplex bus used to connect to external data devices.
PATRIOT
U300
Busy_RTS J501-20
LH / TX_Data J501-18
LH / RX_Data J501-17
TX / RS232 J501-43
RX / RS232 J501-50
CTS / RS232J501-5
RTS / RS232 J501-42
Figure 3-18. ASTRO Spectra Plus Host SB9600 and RS232 Ports
URTS1
UTXD1
URXD1
UTXD2
URXD2
UCTS2
URTS2
3.4.7ASTRO Spectra Plus Serial Peripheral Interface Bus
This bus is a synchronous serial bus made up of a data, a clock, and an individual IC unique select
line. Its primary purpose is to configure the operating state of each IC. ICs programmed by this
include: ADDAG, Synthesizer, Prescaler, and the DAIC.
The MCU within the Patriot IC (U300) is configured as the master of the bus. It provides the
synchronous clock (SPI_SCK), a select line, and data (MOSI [Master Out Slave In]). In general the
appropriate select line is pulled low to enable the target IC and the data is clocked in. The SPI bus is
a duplex bus with the return data being clocked in on MISO (Master In Slave Out). The only place
this is used is when communicating with the ADDAG. In this case, the return data is clocked back to
the MCU on MISO (master in slave out).
Primary
UART
Secondary
UART
3.4.8ASTRO Spectra Plus MCU and DSP System Clocks
The MCU within the Patriot IC (U300) needs two clocks for proper operation. A 16.8 MHz sine-wave
reference is provided at the CKIH (A6) pin of the Patriot IC (U300). The source of this clock is a
16.8 MHz oscillator (Y400), and its associated filtering circuitry. This clock is also provided to the
KRSIC (U200), and the ADDAG IC (U201). The MCU has the capability of running at higher clock
rates, which are programmable and based on this 16.8 MHz reference. The DSP within the Patriot IC
(U300) also uses the 16.8 MHz provided at the CKIH (A6) pin as a reference.
The Patriot IC (U300) also requires a 32 kHz square-wave clock, provided at the CKIL (J7) pin. This
clock is generated by a 32 kHz crystal (Y401), with supporting circuitry for oscillation. This clock is
utilized only for the Patriot IC (U300), and is used for reset capability and other Patriot IC (U300)
functions.
July 1, 200268P81076C25-C
Page 95
Theory of Operation: ASTRO Spectra Plus VOCON Board3-45
3.4.9ASTRO Spectra Plus Voltage Regulators
The ASTRO Spectra Plus VOCON board contains two voltage regulators, a 3-V regulator (U411) and
a 1.8-V regulator (U410). SW+5-V, which is routed to the ASTRO Spectra Plus VOCON board from
the command board, drives the two regulators. Figure 3-19 shows the DC distribution for the ASTRO
Spectra Plus VOCON Board.
ON
ON Semiconductor
Semiconductor
LP2951
LP2951
5V
5V
ON
ON
Semiconductor
Semiconductor
LP2951
LP2951
V = 1.8V
V = 1.8V
V = 3.0 V
V = 3.0 V
PATRIOT
PATRIOT
Core, EIM
Core, EIM
PATRIOT
PATRIOT
Buses
Buses
SSI,SPI,UART
SSI,SPI,UART
MC145483
MC145483
CODEC
CODEC
Voltage
Voltage
Conversion
Conversion
block
block
Clock Gen
Clock Gen
buffers
buffers
EEPOTs
EEPOTs
MAX5160
MAX5160
Secure
Secure
SSI to SPI
SSI to SPI
conversion
conversion
circuitry
circuitry
2M x 16
2M x 16
FLASH
FLASH
16.8 MHz
16.8 MHz
Ref Osc
Ref Osc
ADDAG
ADDAG
USB
USB
256 x 16
256 x 16
SRAM
SRAM
KRSIC
KRSIC
SW_5V
SW_5V
(from RPCIC
(from RPCIC
on command
on command
board)
board)
5V
5V
Audio/
Audio/
Modulation
Modulation
OP amps
OP amps
Voltage
Voltage
Conversion
Conversion
block
block
USB/RS232
USB/RS232
quad
quad mux
mux
Figure 3-19. ASTRO Spectra Plus VOCON DC Distribution
U410 and U411 are on Semiconductor LP2951CD adjustable regulators. The output voltage of these
regulators is determined by the resistive divider network between the regulator output and the error
amplifier feedback input. The LP2951 has error output lines which are open collector and requires a
pull up resistor (R332). The error line is high when the output voltage is high and low otherwise.
U412 is a 4.2-V detect circuit for the SW_5-V line. The output of this detector is tied to the error
outputs of the LP2951 regulators as a low voltage detect (LV_detect ) circuit. C438 provides delay on
the LV_detect line during startup. This is to allow all regulators to settle prior to Patriot U300 coming
out of reset.
68P81076C25-CJuly 1, 2002
Page 96
3-46Theory of Operation: ASTRO Spectra Plus VOCON Board
3.4.10 ASTRO Spectra Plus Radio Power-Up/Power-Down Sequence
The radio power-up sequence begins when the user actuates the control head's on/off switch. The
control head then produces the switched B+ (SWB+) output voltage which is routed to the command
board. Upon sensing the SWB+ voltage, the command board circuitry powers on the 9.6V and the
SW +5-V regulated supplies. The ASTRO Spectra Plus VOCON board contains two voltage
regulators, a 3-V regulator (U411) and a 1.8-V regulator (U410). The SW+5-V from the command
board is routed to the ASTRO Spectra Plus VOCON board via connector P501, and drives the two
regulators. When SW+5-V increases above 4.2 V and after a delay time chosen by C438, the voltage
detector (U412) disables the power-on reset to the Patriot IC (U300), enabling the device.
When the MCU comes out of reset, it fetches the reset vector in ROM at $FFFE, $FFFF and begins
to execute the code this vector points to. Among other things it enables the correct memory map for
the MCU. It configures all the transceiver devices on the SPI bus. The MCU then pulls the ADDAG
and KRSIC out of reset. It then configures the ADDAG through the SPI bus configuring among other
things, the DSP memory map. While this is happening, the DSP is fetching code from the FLASH
(U301) into internal RAM and beginning to execute it. It then waits for a message from the MCU that
the ADDAG has been configured, before going on.
During this process, the MCU does power diagnostics. These diagnostics include verifying the MCU
system RAM and verifying the data stored in the FLASH ROM. The MCU queries the DSP for proper
status and the results of DSP self tests. The DSP self tests include testing the system RAM and
verifying the program code. Any failures cause the appropriate error codes to be sent to the display.
If everything is OK, the appropriate radio state is configured and the unit waits for user input.
On power-down, the user actuates the radio's on/off switch, removing the SW_B+ signal from the
ASTRO Spectra Plus VOCON board. The host processor, after polling ROW3 (G2) and
acknowledging the signal loss, begins the power-down sequence. Since the host holds the 9.6-V/
5V_EN (enable) line active by controlling the state of the ROW5 / 5_EN line at P501, pin 15, this
does not immediately remove power. The host then saves pertinent radio status data to the external
FLASH (U301). Once this is done, the ROW5 / 5V_EN line is released (brought to logical 1), turning
off 9.6-V and the SW+5-V regulators on the command board. When the SW_+5-V slumps to about
4.2 Vdc, the voltage detector (U412) on the ASTRO Spectra Plus VOCON board activates the
system reset to the Patriot IC (U300). This turns off the host processor.
July 1, 200268P81076C25-C
Page 97
Theory of Operation: Voltage Control Oscillator3-47
3.5Voltage Control Oscillator
This section of the theory of operation provides a detailed circuit description of voltage control
oscillator (VCO). When reading the Theory of Operation, refer to your appropriate schematic and
component location diagrams located in “Chapter 7. Schematics, Component Location Diagrams,
and Parts Lists”. This detailed Theory of Operation will help isolate the problem to a particular
component. However, first use the ASTRO Digital Spectra and Digital Spectra Plus Mobile Radios Basic Service Manual to troubleshoot the problem to a particular board.
3.5.1VHF Band
3.5.1.1 General
The frequency injection string consists of a voltage-controlled oscillator (VCO) constructed on a
ceramic substrate and amplifier and divider stages located on the PC board. The components
associated with the PC board may be repaired by conventional methods while the VCO substrate
should be replaced as a unit.
3.5.1.2 DC Voltage Supplies
The 9.6-V supply enters the VCO carrier board at P601-2. It powers the receiver amplifier (Q675)
and its associated biasing components. The keyed 9.4-V supply enters the carrier board at J601-5,
but only during the transmit mode. K9.4 powers the divider (Q681), and the buffer amplifiers (Q682,
Q683). The 8.6-V supply enters through P601-12 and passes to MP652, MP653, and MP654 on the
VCO substrate. The 8.6 V supplies the output buffer on the VCO substrate, and supplies Q642 and
0643, the PIN diode drivers.
3.5.1.3 VCO
The VCO utilizes a common-gate FET in a Colpitts configuration as the gain device. The LC tank
circuit's capacitive portion consists of a varactor bank and a laser-trimmed stub capacitor. The
inductive portion consists of microstrip transmission-line resonators. The stub capacitor serves to
tune out build variations. Tuning is performed at the factory and is not field adjustable. The varactor
network changes the oscillator frequency when the DC voltage of the steering line changes. The
microstrip transmission lines are shifted in and out of the tank by PIN diodes for coarse frequency
jumps. The varactor bank consists of CR644 CR645 and L648. The positive steering line connects to
the cathodes of both varactors through L3647, an RF choke. This line is normally between 0.5 and
8.5 Vdc, depending on the frequency programmed in the synthesizer. The negative steering line
connects to the anodes of the varactors through L646 and is normally 3.9 (±0.3) Vdc.
Diode CR643, a third varactor tapped into the main transmission line resonator, modulates the
oscillator during transmit. The 8.6 Vdc supplies bias to the cathode. Modulation is coupled to the
anode through C639, R636, C636, and R3637, which also provide filtering and attenuation to the
modulation path.
Components CR646, C668, and R655 provide automatic gain control for the FET. A hot carrier
diode, CR3646, detects the peak RF voltage swings on the source of the FET. A negative voltage,
proportional to the magnitude of the RF voltage swing, is applied to the gate of the FET, thereby
lowering its gain and accomplishing automatic gain control. Typical DC value of the gate bias is -0.8
to -1.7 V, depending on the state of the oscillator.
PIN diodes, CR640, CR641, and CR642, serve to couple secondary transmission lines into and out
of the main oscillator tank, depending on which range the VCO is operating. AUX 1* controls CR642
and CR643; AUX 2* controls CR3640. When AUX 1* goes high, Q643 turns off and a reverse-bias
voltage of about 8.6 Vdc is applied to the PIN diodes to turn them off. When AUX1* goes low, Q643
turns on and a forward-bias current of about 15mA is supplied to the PIN diodes to turn them on. The
other PIN diode driver network operates similarly
.
68P81076C25-CJuly 1, 2002
Page 98
3-48Theory of Operation: Voltage Control Oscillator
The VCO output is coupled through C672 to Q645 to amplify the signal and provide load isolation for
the VCO. The collector voltage of Q645 is normally about 5 Vdc.
3.5.1.4 Synthesizer Feedback
The synthesizer locks the VCO on frequency by the VCO feedback to the prescaler IC on the RF
board. The output of the VCO goes into a low-pass filter consisting of C685, L676, and C687. After it
is filtered, the signal splits into three directions - the majority of which passes to the RX buffer
through a 2db attenuator. A smaller portion of the signal passes through C679 to the divider. Finally,
another small portion of the signal is fed back to the RF board through C676 to P601 -1. Although on
a DC connector, P601 -1 is an RF-sensitive node. To measure the synthesizer feedback power, use
a high-impedance probe, or operate the VCO in an external fixture.
3.5.1.5 RX Buffer Circuitry
After the low-pass filtering state, VCO power is attenuated 2dB by R678, R680, and R679. The RX
buffer is a 50-ohm in-and-out stage that uses L681 and C689 for the input match and C691, L678,
C692, and R699 for the output match. The 9.6 Vdc supplies the RX buffer for a gain of about 10db.
Components R677 and C686 help to filter out some of the 9.6-V supply's noise from the RX buffer.
Transistors Q677, Q678, and associated resistors set the bias level of the RX buffer device, Q675.
The collector voltage and current should be near 6.6 V and 29 mA, respectively. Resistor R682 feeds
the base of 0675 while L677 is used as the collector choke; R681, C690, and C688 are added to
increase stability. The cable from the RX frontend is plugged into J642.
3.5.1.6 Frequency Divider and TX Buffer Circuitry
During transmit, the VCO oscillates at twice the transmit frequency. A frequency-divider circuit
following the VCO buffer divides the VCO's output frequency by two. The circuit is known as a
"regenerative frequency divider" in which a mixer and a feedback amplifier are used to divide the
frequency of the input signal. The divider circuit consists of transformers T601 and T602, diodes
CR601, CR602, amplifier Q681, and the associated bias circuitry. The divider action of this circuit
can be understood by tracing the signal through the circuit as follows: The 300 MHz range signal
from the VCO buffer is fed into the primary of T602. Note that T602, T601, and diodes CR601 and
CR602 form a balanced mixer. (CR601 and CR602 are actually two diodes in one SOT-23 package.)
To analyze the frequency division action of the circuit, it must be assumed that the divided output
frequency of 150 MHz already exists at the secondary of T601. This 150 MHz signal passes through
the low-pass filter consisting of L661, L662, and C651. The 150 MHz signal is now at the input of the
amplifier device, Q681. The amplified 150 MHz signal is now applied back into the balanced mixer by
the center tap of T601. The difference frequency of the two applied signals (300 MHz and 150 MHz)
is 150 MHz, which is half the VCO's frequency. The difference frequency is output through the
secondary of T601 where it had been previously assumed to exist. This completes the feedback
loop.
The 150 MHz signal is tapped off of the emitter resistor of Q681 and is amplified by the buffer stage,
Q682. Transistor Q683 amplifies the signal to 10dBm, which is the level required by the power
amplifier. The signal passes through a low-pass filter before exiting the board through J641.
3.5.2UHF Band
3.5.2.1 General
The VCO is located on an alumina substrate with a metallic cover. The buffer-doubler-buffer section
is located on the PC board and may be repaired using normal repair methods.
July 1, 200268P81076C25-C
Page 99
Theory of Operation: Voltage Control Oscillator3-49
3.5.2.2 Super Filter 8.6 V
Super-filtered 8.6 V enters the carrier board at J601-12, through an R-C filter, then on to the drain of
Q9610 and the collector of Q9635.
3.5.2.3 VCO
The oscillator consists of Q9610, the main transmission line (T-line), varactor bank (CR9616-9617,
C9616-9617, L9616) and feedback capacitors (C9611-9613). Components CR9610, C9614, and
R9613 form an AGC circuit to prevent breakdown of the FET. Components CR9626 and C9626 form
a bandshift circuit to shift the oscillator frequency up 50 MHz; C9630-9631 and CR9630 form the
Receive shift circuit which shifts the VCO up 50 MHz. The main modulation circuit consists of C9621
and CR9621 in conjunction with the deviation compensating capacitors (C9622 and C9623). Finally,
transistor (Q9635), resistors (R9635-9639), and capacitors (C9635-9636, C9638) form the output
buffer.
This VCO utilizes both a positive and negative steering line. The SL- should be -4.O V (±.3 V) at all
times. The SL+ will range from 1 to 8 V, depending on frequency and AUX bits.
3.5.2.4 Receive Mode (AUX2* Low)
When AUX2* input is low, the receive pin diode, CR9630, is forward biased by 8.6-V supply thru
Q5650 and R5652. This current is then sunk into the RF board thru R5654. At this time the voltage
divider output of R5649, R5651, and R5653 will keep Q5651 turned off.
3.5.2.5 Transmit Mode (AUX2* High)
When AUX2* is high (8.4 V), Q5650 will be off and Q5651 will be on. This puts -8 V on the anode of
CR9630 and +8.4 V on its cathode. With approximately 16-V reverse bias on the diode, the receive
bandshift T-line is removed from the circuit.
3.5.2.6 Bandshift Circuit
R9625, C9625, L9628, and C9628 form a bandshift circuit which shifts the frequency of the oscillator
slightly. There is one bandshift in receive and one in transmit. The circuitry works similar to the
receive pin circuitry but with the cathode of CR9626 returned to ground. This results in a maximum of
8-V reverse bias on this diode.
3.5.2.7 Output Buffer
Transistor (Q9635), resistors (R9635-9639), and capacitors (C9635-9636, C9638) form a simple
common-emitter buffer to provide isolation to the VCO and an output power of +10 dBm.
3.5.2.8 First Buffer
The VCO output is coupled to the first buffer via blocking capacitor (C5661), resistive pads (R5661
and R5662), and a high-pass filter (L5660 and C5662). Q5660 is a self-biased, common-emitter
amplifier which provides approximately + 10 dBm drive to the doubler as well as reverse isolation to
the VC0.
68P81076C25-CJuly 1, 2002
Page 100
3-50Theory of Operation: Voltage Control Oscillator
3.5.2.9 Doubler
The first buffer output is coupled to the input of the doubler by C5663. Q5660 doubles the drive
frequency and increases power by approximately 3 dB as a result of the high and low impedances
presented to its collector at the doubled frequency and drive frequency, respectively. The collector
impedances are presented by an elliptical high-pass filter (C5670-C5674, L5670, and L5671). The
filter is terminated in a resistive pad (R5676-R5678) which also serves to terminate one end of the
elliptical low-pass filter (C5675, C5677, and L5672-L5674). In addition to filtering, the low-pass filter
provides part of the impedance match required between the resistive pad and the second buffer. The
remaining impedance match is accomplished with L5680 and C5680, configured to provide
additional high-pass selectivity.
3.5.2.10 Synthesizer Feedback
The base of Q5680 provides the tap location for the synthesizer feedback buffer. C5685-C5686 and
L5681 provide low-pass filtering. R5630, R5631 and R5632 is a resistive pad. Q5630 provides
approximately -5 dBm to the RF board.
3.5.2.11 Second Buffer
The second buffer, Q5680, is a common-emitter amplifier with approximately 12 dB gain. It is biased
to 40 mA. with an active current source, Q5681 and R5580-R5587, which ensures saturated
operation.
3.5.2.12 Receive/Transmit Switch
In the receive mode where K9.4-V is off, Q5640 conducts current to turn on the part of CR5690 (a
dual-common cathode pin diode) that is in series with the receive path, and the part of CR5691 that
is in shunt with the transmit path. The output of Q5680 is then coupled to a resistive pad
R5697-R5699 which sets the power out of J5642 to approximately +12 dBm.
In the transmit mode, K9.4-V applies 9.4 V to the anode of CR5640, thus turning off Q5640. K9.4-V
is also applied to resistors R5688 and R5694 which turn on the parts of CR5690 and CR5691 that
are in series with the transmit path. The output of Q5680 is then coupled to a resistive pad
(R5689-R5691) which sets the power out of J5641 to approximately +16 dBm.
3.5.3800 MHz Band
3.5.3.1 General
The VCO is located on an alumina substrate with a metal cover. The buffer-doubler-buffer section is
located on the PC board and may be repaired using normal repair methods.
3.5.3.2 Super Filter 8.6 V
Super filter 8.6 V is applied to the VCO carrier board at J601-12. From there, SF8.6 passes to the
drain of Q9641, to the emitters of Q9643 and Q9644, and to the collector of Q9642.
3.5.3.3 VCO
Q9641, the main and transmit/TalkAround transmission lines, and the varactors CR9641 through
CR9644 form the major circuitry of the oscillator. CR9645, C9648, C9647, and R9641 make up an
automatic gain control (AGC) circuit.
July 1, 200268P81076C25-C
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.