One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
3/39
www.panelook.com
Global LCD Panel Exchange Center
1. General Description
The LC370WXN is a Color Active Matrix Liquid Crystal Display with an integral External Electrode Fluorescent
Lamp(EEFL) backlight system. The matrix employs a-Si Thin Film Transistor as the active element.
It is a transmissive display type which is operating in the normally black mode. It has a 37.02 inch diagonally
measured active display area with WXGA resolution (768 vertical by 1366 horizontal pixel array).
Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arrayed in vertical stripes.
Gray scale or the luminance of the sub-pixel color is determined with a 8-bit gray scale signal for each dot.
Therefore, it can present a palette of more than 16.7M(true) colors.
It has been designed to apply the 8-bit 1-port LVDS interface.
It is intended to support LCD TV, PCTV where high brightness, super wide viewing angle, high color gamut,
high color depth and fast response time are important.
www.panelook.com
LC370WXE
Product Specification
+12.0V
LVDS
5pair
Select #9
High Input
High Input
CN1
(30pin)
General Features
Active Screen Size
Outline Dimension
Pixel Pitch
Pixel Format
Color Depth
Luminance, White
Viewing Angle (CR>10)
SDA
Mini-LVDS(RGB)
G1
Gate Driver Circuit
EEPROM
SCL
Timing Controller
[LVDS Rx + OPC + ODC
integrated]
Power Circuit
G768
Block
CN2, 3pin, 16 Lamps/@120 mA
CN3, 3pin, 16 Lamps/@120mA
37.02 inches(940.3mm) diagonal
877.0mm(H) x 516.8mm(V) x 46.9mm(D) (Typ.)
0.200mm x 0.600mm x RGB
1366 horiz. by 768 vert. pixels RGB stripe arrangement
Notes : The design of the inverter must have specifications for the lamp in LCD Assembly.
The electrical characteristics of inverter are based on High-High Driving type.
The performance of the lamps in LCM, for example life time or brightness, is extremely influenced by
the characteristics of the DC-AC inverter. So, all the parameters of an inverter should be carefully
designed so as not to produce too much leakage current from high-voltage output of the inverter.
When you design or order the inverter, please make sure unwanted lighting caused by the mismatch
of the lamp and the inverter (no lighting, flicker, etc) has never been occurred. When you confirm it,
the LCD– Assembly should be operated in the same condition as installed in your instrument.
Do not attach a conductive tape to lamp connecting wire.
If you attach conductive tape to the lamp wire, not only luminance level can be lower than typical one
but also inverter operate abnormally on account of leakage current which is generated between lamp wire
and conductive tape.
1. Specified values are defined for a Backlight Assembly.( IBL : 16 lamp, 7.5mA/Lamp)
2. Operating voltage is measured at 25 r 2¶C(after 2hr.aging). The variance range for operating voltage is r 10%.
3. The established starting voltage [
VS ] should be applied to the lamps for more than Striking time (S TIME)
for start-up. Inverter open voltage must be more than established starting voltage. Otherwise, the lamps may
not be turned on. The used lamp current is typical value.
Ver. 0.1
7/39
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
}T
www.panelook.com
LC370WXE
Product Specification
S TIME
Vs = (Vpk-pk) / [ 2*root(2)]
4. Lamp frequency may produce interference with horizontal synchronous frequency. As a result, the may
cause beat on the display. Therefore, lamp frequency shall be away as much as possible from the horizontal
synchronous frequency and its harmonics range in order to prevent interference.
5. The brightness of the lamp after lighted for 5minutes is defined as 100%.
is the time required for the brightness of the center of the lamp to be not less than 95% at typical current.
T
S
The screen of LCD module may be partially dark by the time the brightness of lamp is stable after turn on.
6. Maximum level of power consumption is measured at initial turn on.
Typical level of power consumption is measured after 2hrs aging at 25 r 2¶C.
7. The life time is determined as the time at which brightness of the lamp is 50% compared to that of initial
value at the typical lamp current on condition of continuous operating at 25 r 2¶C, based on duty 100%.
8.The output of the inverter must have symmetrical(negative and positive) voltage and current waveform
(Unsymmetrical ratio is less than 10%). Please do not use the inverter which has not only unsymmetrical
voltage and current but also spike wave.
Requirements for a system inverter design, which is intended to achieve better display performance,
power efficiency and more reliable lamp characteristics.
It can help increase the lamp lifetime and reduce leakage current.
a. The asymmetry rate of the inverter waveform should be less than 10%.
b. The distortion rate of the waveform should be within √2 ±10%.
* Inverter output waveform had better be more similar to ideal sine wave.
* Asymmetry rate:
I p
| I
–I –p| / Iopx 100%
p
* Distortion rate
I -p
I
(or I –p) / I
p
Ver. 0.1
op
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
8/43
8/39
www.panelook.com
Global LCD Panel Exchange Center
9. The reference method of burst dimming duty ratio.
It is recommended to use synchronous V-sync frequency to prevent waterfall
(Vsync x 2 =Burst Frequency)
PWM
www.panelook.com
LC370WXE
Product Specification
{
A
+3.3V TTL
I-out
Output of Inverter to Lamp
90%
PWM duty={ A/T } * 100
Point A : rising time 90% of Iout point .
Point B : falling starting point .
I out duty = { a/T } * 100
PWM Frequency = 1/T
We recommend not to be much different between PWM duty and Iout duty .
Dimming current output rising and falling time may produce humming and inverter trans’ sound noise.
Burst dimming duty should be 100% for more than 1second after turn on.
Equipment
Oscilloscope :TDS3054B(Tektronix)
Current Probe : P6022 AC (Tektronix)
High Voltage Probe: P5100(Tektronix)
10. The Cable between the backlight connector and its inverter power supply should be connected directly
with a minimized length. The longer cable between the backlight and the inverter may cause the lower
luminance of lamp and may require more higher starting voltage ( Vs ).
Point A
a
Point B
11. The operating current must be measured as near as backlight assembly input.
12. The operating current unbalance between left and right must be under 10% of Typical current
Left(Master) current – Right(Slave) Currentର 10% of typical current
Ver. 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
9/43
9/39
www.panelook.com
Global LCD Panel Exchange Center
3-2. Interface Connections
This LCD module employs two kinds of interface connection, a 30-pin connector is used for the module electronics and
14-pin connector is used for the integral backlight system.
3-2-1. LCD Module
- LCD Connector(CN5) : FI-X30SSL-HF (Manufactured by JAE) or IS100-L30B-C23(Manufactured by UJU)
- Mating Connector : FI-X30C2L (Manufactured by JAE) or Equivalent
Table 4. MODULE CONNECTOR(CN5) PIN CONFIGURATION
V
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
LCD
VLCD
VLCD
VLCD
uj
NC
www.panelook.com
Product Specification
Power Supply +12.0V
Power Supply +12.0V
Power Supply +12.0V
Power Supply +12.0V
GroundGND
GroundGND
GroundGND
GroundGND
‘H’ =JEIDA , ‘L’ or NC = VESA LVDS Select
No Connection
GroundGND
LVDS Receiver Signal(-)RA-
LVDS Receiver Signal(+)RA+
GroundGND
LVDS Receiver Signal(-)RB-
LVDS Receiver Signal(+)RB+
GroundGND
LVDS Receiver Signal(-)RC-
LVDS Receiver Signal(+)RC+
GroundGND
LVDS Receiver Clock Signal(-)RCLK-
LVDS Receiver Clock Signal(+)RCLK+
GroundGND
LVDS Receiver Signal(-)RD-
LVDS Receiver Signal(+)RD+
GroundGND
No ConnectionNC
No Connection
GroundGND
GroundGND
LC370WXE
NoteDescriptionSymbolPin No.
Appendix VII
Notes :
1. All GND(ground) pins should be connected together to the LCD module’s metal frame.
2. All VLCD (power input) pins should be connected together.
3. All Input levels of LVDS signals are based on the EIA 644 Standard. (Please see the Appendix VI)
4. Specific pin No. #30 is used for “No signal detection” of system signal interface.
It should be GND for NSB(No Signal Black) during the system interface signal is not.
If this pin is “H”, LCD Module displays AGP(Auto Generation Pattern).
Ver. 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
10 /39
www.panelook.com
Global LCD Panel Exchange Center
◆
3-2-2. Backlight Inverter
www.panelook.com
LC370WXE
Product Specification
[ Master ]
1) Balance Connector
: 65002WS-03 (manufactured by YEONHO)or equivalent
2) Mating Connector
: 65002HS-03 (manufactured by YEONHO) or equivalent.
[ Slave ]
1) Balance Connector
: 65002WS-03 (manufactured by YEONHO)or equivalent
2) Mating Connector
: 65002HS-03 (manufactured by YEONHO) or equivalent.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
11 /39
www.panelook.com
Global LCD Panel Exchange Center
3-3. Signal Timing Specifications
Table 6 shows the signal timing required at the input of the LVDS transmitter. All of the interface signal
timings should be satisfied with the following specification for normal operation.
www.panelook.com
LC370WXE
Product Specification
Table 6. TIMING TABLE for NTSC &PAL
CLKPeriod
DCLK
Horizontal Blank
Hsync
HBPHorizontal Back Porch
HFPHorizontal Front Porch
t
VTPeriod
[ DE (Data Enable) Only ]
NoteUnitMaxTypMinSymbolITEM
ns15.813.812.5t
MHz8072.463-Frequency
CLK192015281456tHTPeriod
t
t
CLK136613661366tHVHorizontal Valid
-
HFrequency
776
(894)
790
(948)
tHP- tHV162tHP- tHV
5047.445f
-4824t
-8040t
1063
(1008)
KHz
CLK-32-tWHWidth
t
t
t
HP
HP768768768tVVVertical Valid
t
HPtVP- tVV22tVP- tVV-Vertical Blank
Vsync
f
VFrequency
WVWidth
57
(47)
-t
5tVBPVertical Back Porch
VFPVertical Front Porch
1t
60
(50)
5
(12)
15
(128)
2
(40)
63
(53)
-
Hz
HP-
t
Hz-
t
HP
Note :
1. The input of HSYNC & VSYNC signal does not have an effect on normal operation(DE Only Mode).
If you use spread spectrum of EMI, add some additional clock to minimum value for clock margin.
2. The performance of the electro-optical characteristics may be influenced by variance of the vertical
refresh rate and the horizontal frequency
3. Timing should be set based on clock frequency.
Ver. 0.1
Note 1)
NTSC : 57~63Hz
(PAL : 47~53Hz)
12 /39
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Loading...
+ 27 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.