LG Display LC320WUE-SBR1 Specification

Global LCD Panel Exchange Center

www.panelook.com

LC320WUE

Engineering Specification

SPECIFICATION

FOR

APPROVAL

() Preliminary Specification

()Final Specification

Title 32.0” WUXGA TFT LCD

BUYER General

MODEL

APPROVED BY

/

/

SIGNATURE

DATE

SUPPLIER RAKEN

*MODEL LC320WUE

SUFFIX SBR1(ROHS Verified)

*When you obtain standard approval,

please use the above model name without suffix

APPROVED BY

/ Team Leader

REVIEWED BY

/ PM

SIGNATURE

DATE

PREPARED BY

/

Please return 1 copy for your confirmation with

your signature and comments.

Ver. 0.1

/ Engineer

LCM R&D Dept.

RAKEN Technology Co., Ltd

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

1/39

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

LC320WUE

Engineering Specification

CONTENTS

CONTENTS

RECORD OF REVISIONS

GENERAL DESCRIPTION1

ABSOLUTE MAXIMUM RATINGS2

ELECTRICAL SPECIFICATIONS3

ELECTRICAL CHARACTERISTICS3-1

INTERFACE CONNECTIONS3-2

SIGNAL TIMING SPECIFICATIONS3-3

DATA MAPPING AND TIMING3-4

PANEL PIXEL STRUCTURE3-5

POWER SEQUENCE3-6

OPTICAL SPECIFICATIONS4

MECHANICAL CHARACTERISTICS5

ITEMNumber

Page

1COVER

2

3

4

5

6

6

10

12

13

14

15

16

20

Ver. 0.1

RELIABILITY6

INTERNATIONAL STANDARDS7

SAFETY7-1

EMC7-2

PACKING8

DESIGNATION OF LOT MARK8-1

PACKING FORM8-2

PRECAUTIONS9

MOUTING PRECAUTIONS9-1

OPERATING PRECAUTIONS9-2

ELECTROSTATIC DISCHARGE CONTROL9-3

PRECAUTION FOR STRONG LIGHT EXPOSURE9-4

STORAGE9-5

HANDING PRECAUTION FOR PROTECTION FILM9-6

23

24

24

24

25

25

25

26

26

26

27

27

27

27

2/39

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

LC320WUE

Engineering Specification

RECORD OF REVISIONS

DescriptionPageRevision DateRevision No.

Preliminary Specification-Aug, 03, 20090.1

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

3/39

www.panelook.com

Global LCD Panel Exchange Center

1. General Description

The LC320WUE is a Color Active Matrix Liquid Crystal Display with an integral External Electrode Fluorescent
Lamp (EEFL) backlight system. The matrix employs a-Si Thin Film Transistor as the active element.
It is a transmissive display type which is operating in the normally black mode. It has a 31.55 inch diagonally
measured active display area with WUXGA resolution progressive mode (1080 vertical by 1920 horizontal
pixel array).
Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arrayed in vertical stripes.
Gray scale or the luminance of the sub-pixel color is determined with a 10-bit gray scale signal for each dot.
Therefore, it can present a palette of more than 1.06B(true) colors.
It has been designed to apply the 10-bit 2-port LVDS interface.
It is intended to support LCD TV, PCTV where high brightness, super wide viewing angle, high color gamut,
high color depth and fast response time are important.

www.panelook.com

LC320WUE

Engineering Specification

+12.0V

LVDS

2Port

Reverse

LVDS Select

Bit Select

OPC Enable

ExtVBR-B

VBR-B out

High Input

High Input

CN1

(51pin)

General Features

Power Consumption

EEPROM

SCL

SDA

Timing Controller

[LVDS Rx + OPC + ODC

integrated]

Power Circuit

Block

CN2, 3pin, 18 Lamps/@135 mA

CN3, 3pin, 18 Lamps/@135mA

31.55 inches(801.31mm) diagonalActive Screen Size

760 (H) x 450 (V) x 47.5 mm(D) (Typ.)Outline Dimension

0.36375 mm x 0.36375 mmPixel Pitch

1920 horiz. by 1080 vert. Pixels, RGB stripe arrangementPixel Format

10-bit(D), 1.06 B colors Color Depth

500 cd/m2(Center 1point ,Typ.)Luminance, White

Viewing angle free ( R/L 178 (Min.), U/D 178 (Min.))Viewing Angle (CR>10)

Total 116.2 W (Typ.) (Logic=6.2 W, Back Light=110W with Inverter ,Control
PCB)

5.7Kg(TBD)Weight

Transmissive mode, Normally blackDisplay Mode

Hard coating(3H), Anti-glare treatment of the front polarizer (Haze 10%)Surface Treatment

Mini-LVDS(RGB)

G1

Gate Driver Circuit

G1080

Source Driver Circuit

S1 S1920

TFT - LCD Panel

(1920 Ý RGB Ý 1080 pixels)

Back light Assembly

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

4/39

www.panelook.com

Global LCD Panel Exchange Center

2. Absolute Maximum Ratings

The following items are maximum values which, if exceeded, may cause faulty operation or damage to the
LCD Panel.

Table 1. ABSOLUTE MAXIMUM RATINGS

Parameter Remark

Symbol

www.panelook.com

LC320WUE

Engineering Specification

Value

Unit

MaxMin

Power Input
Voltage

LCD circuit

Operating
Voltage (one
side)

V[ RMS]1100700VOPB/L Input voltage

¶C+500TOPOperating Temperature

¶C+60-20TSTStorage Temperature

%RH9010HOPOperating Ambient Humidity

%RH9010HSTStorage Humidity

Notes : 1. Temperature and relative humidity range are shown in the figure below.

Wet bulb temperature should be Max 39 ¶C and no condensation of water.

2. Gravity mura can be guaranteed below 40୅ condition.

90%

60

60%

40

50

40%

Humidity [(%)RH]

10%

Wet Bulb
Temperature [

10

0

¶C]

30

20

GY\Gr YG¶jV [DC]+14.0-0.3VLCD

GY\Gr YG¶j

Burst Dimming Duty

100%

Note 1

Storage

Operation

10 20 30 40 50 60 70 800-20

Dry Bulb Temperature [

Ver. 0.1

¶C]

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

5/39

www.panelook.com

Global LCD Panel Exchange Center

3. Electrical Specifications

It requires two kind of power inputs.
One is employed to power for the LCD circuit. The other Is used for the EEFL backlight circuit.

3-1. Electrical Characteristics

Table 2. DC ELECTRICAL CHARACTERISTICS

Parameter Symbol

www.panelook.com

LC320WUE

Engineering Specification

Value

NoteUnit

MaxTypMin

Circuit :

ILCDPower Input Current

Notes : 1. The specified current and power consumption are under the V

condition whereas mosaic pattern(8 x 6) is displayed and f

V

2. The current is specified at the maximum current pattern.

3. The duration of rush current is about 2ms and rising time of power input is 0.5ms (min.).

White : 1023Gray
Black : 0Gray

VDC13.212.010.8VLCDPower Input Voltage

=12.0V, 25 r 2¶C, fV=60Hz

LCD

is the frame frequency.

1mA650500-

2mA900690-

1Watt8.16.2-PLCDPower Consumption

3A3.0--IRUSHRush current

Mosaic Pattern(8 x 6)

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

6/39

www.panelook.com

Global LCD Panel Exchange Center

Table 3. ELECTRICAL CHARACTERISTICS for IPB& Lamp (Continue)

www.panelook.com

LC420WUE

Product Specification

Parameter Symbol

Values

NotesUnit

MaxTypMin

Backlight Assembly :

Operating Voltage

(one side,fBL=62KHz, I

Operating Current (one side)

Established Starting
Voltage (one side)

BL= 135mArms))

Parameter Symbol

0ć

25ć

VS

Values

1100950800VBL

140135130IBL

1225--

1020--

RMS

RMS

RMS

1, 2V

1mA

1, 3V

4kHz474543fBLOperating Frequency

3sec2.0--S TIMEStriking Time

6Watt7467PBLPower Consumption

9%10020PWM dutyBurst Dimming Duty

9Hz182-981/TBurst Dimming Frequency

NotesUnit

MaxTypMin

Lamp : APPENDIX

2V

5Min3--TSDischarge Stabilization Time

3V

7Hrs50,000Life Time

Established Starting
Voltage (one side)

10751035820VLAMPLamp Voltage (one side)

87.53ILAMPLamp Current (one side)

1225VS0ć

1020VS25ć

mA

KHz806540f LAMPLamp Frequency

RMS

RMS

eC130TLAMPLamp Temperature

RMS

Notes : The design of the inverter must have specifications for the lamp in LCD Assembly.

The electrical characteristics of inverter are based on High-High Driving type.
The performance of the lamps in LCM, for example life time or brightness, is extremely influenced by

the characteristics of the DC-AC inverter. So, all the parameters of an inverter should be carefully

designed so as not to produce too much leakage current from high-voltage output of the inverter.

When you design or order the inverter, please make sure unwanted lighting caused by the mismatch

of the lamp and the inverter (no lighting, flicker, etc) has never been occurred. When you confirm it,

the LCD– Assembly should be operated in the same condition as installed in your instrument.

୔ Do not attach a conductive tape to lamp connecting wire.

If you attach conductive tape to the lamp wire, not only luminance level can be lower than typical one
but also inverter operate abnormally on account of leakage current which is generated between lamp wire
and conductive tape.

1. Specified values are defined for a Backlight Assembly.( IBL : 18 lamp, 7.5mA/Lamp)

2. Operating voltage is measured at 25 r 2¶C(after 2hr.aging). The variance range for operating voltage is r 10%.

3. The established starting voltage [

VS ] should be applied to the lamps for more than Striking time (S TIME)

for start-up. Inverter open voltage must be more than established starting voltage. Otherwise, the lamps may
not be turned on. The used lamp current is typical value.

Ver. 0.1

7/33

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

}T

www.panelook.com

LC320WUE

Engineering Specification

S TIME

Vs = (Vpk-pk) / [ 2*root(2)]

4. Lamp frequency may produce interference with horizontal synchronous frequency. As a result, the may
cause beat on the display. Therefore, lamp frequency shall be away as much as possible from the horizontal
synchronous frequency and its harmonics range in order to prevent interference.

5. The brightness of the lamp after lighted for 5minutes is defined as 100%.

is the time required for the brightness of the center of the lamp to be not less than 95% at typical current.

T

S

The screen of LCD module may be partially dark by the time the brightness of lamp is stable after turn on.

6. Maximum level of power consumption is measured at initial turn on.
Typical level of power consumption is measured after 2hrs aging at 25 r 2¶C.

7. The life time is determined as the time at which brightness of the lamp is 50% compared to that of initial

value at the typical lamp current on condition of continuous operating at 25 r 2¶C, based on duty 100%.

8.The output of the inverter must have symmetrical(negative and positive) voltage and current waveform

(Unsymmetrical ratio is less than 10%). Please do not use the inverter which has not only unsymmetrical

voltage and current but also spike wave.
Requirements for a system inverter design, which is intended to achieve better display performance,

power efficiency and more reliable lamp characteristics.
It can help increase the lamp lifetime and reduce leakage current.

a. The asymmetry rate of the inverter waveform should be less than 10%.
b. The distortion rate of the waveform should be within ˲2 ·10%.

* Inverter output waveform had better be more similar to ideal sine wave.

* Asymmetry rate:

I p

| I

–I –p| / Iopx 100%

p

* Distortion rate

I -p

I

(or I –p) / I

p

Ver. 0.1

op

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

8/39

www.panelook.com

Global LCD Panel Exchange Center

9. The reference method of burst dimming duty ratio.
It is recommended to use synchronous V-sync frequency to prevent waterfall
(Vsync x 2 =Burst Frequency)

PWM

www.panelook.com

LC320WUE

Engineering Specification

{

A

+3.3V TTL

I-out

Output of Inverter to Lamp

90%

PWM duty={ A/T } * 100

Point A : rising time 90% of Iout point .
Point B : falling starting point .
I out duty = { a/T } * 100
PWM Frequency = 1/T

୔ We recommend not to be much different between PWM duty and Iout duty .
୔ Dimming current output rising and falling time may produce humming and inverter trans’ sound noise.
୔ Burst dimming duty should be 100% for more than 1second after turn on.
୔ Equipment

Oscilloscope :TDS3054B(Tektronix)
Current Probe : P6022 AC (Tektronix)
High Voltage Probe: P5100(Tektronix)

10. The Cable between the backlight connector and its inverter power supply should be connected directly
with a minimized length. The longer cable between the backlight and the inverter may cause the lower
luminance of lamp and may require more higher starting voltage ( Vs ).

Point A

a

Point B

11. The operating current must be measured as near as backlight assembly input.

12. The operating current unbalance between left and right must be under 10% of Typical current

Left(Master) current – Right(Slave) Currentର 10% of typical current

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

9/39

www.panelook.com

Global LCD Panel Exchange Center

3-2. Interface Connections

This LCD module employs two kinds of interface connection, a 51-pin connector is used for the module
electronics and two 3-pin Balance PCB connectors are used for the integral backlight system.

3-2-1. LCD Module

- LCD Connector(CN1): FI-R51S-HF(manufactured by JAE) or KN25-51P-0.5SH(manufactured by Hirose)

- Mating Connector : FI-R51HL(JAE) or compatible

Table 4. MODULE CONNECTOR(CN1) PIN CONFIGURATION

www.panelook.com

LC320WUE

Engineering Specification

1

2

3

4

5

6

7

11

12

13

14

15

16

17

18

19

20

21

22

23

24
25
26

GND

LVDS Select

GND

R1AN

P

R1A

R1BN
R1BP

R1CN

R1CP

GND

R1CLKN

R1CLKP

GND

R1DN

R1DP

R1EN
R1EP

Reserved

DescriptionSymbolNo

Ground

No ConnectionNC

No ConnectionNC

No ConnectionNC

No ConnectionNC

No ConnectionNC

‘H’ =JEIDA , ‘L’ or NC = VESA

Vbr Input (For OPC)VBR_EXT8

Vbr Output (For OPC)OPC_OUT9

H : OPC Enable / L : OPC DisableOPC Enable10
Ground

FIRST LVDS Receiver Signal (A-)

FIRST LVDS Receiver Signal (A+)

FIRST LVDS Receiver Signal (B-)

FIRST LVDS Receiver Signal (B+)

FIRST LVDS Receiver Signal (C-)

FIRST LVDS Receiver Signal (C+)
Ground

FIRST LVDS Receiver Clock Signal(-)
FIRST LVDS Receiver Clock

Signal(+)
Ground

FIRST LVDS Receiver Signal (D-)

FIRST LVDS Receiver Signal (D+)

FIRST LVDS Receiver Signal (E-)
FIRST LVDS Receiver Signal (E+)

No connection or GND

No

27

28

29

30

31

32

33

34

35

36

37

38

39
40

41

42

43

44

45

46

47

48

49

50
51

-

Symbol

Bit Select

R2AN

R2AP

R2BN

R2BP

R2CN

R2CP

GND

R2CLKN

R2CLKP

GND

R2DN

R2DP

R2EN

R2EP

Reserved

Reserved

GND

GND

GND

NC
VLCD

VLCD

VLCD
VLCD

-

Description

‘H’ or NC= 10bit(D) , ‘L’ = 8bit

SECOND LVDS Receiver Signal (A-)

SECOND LVDS Receiver Signal (A+)

SECOND LVDS Receiver Signal (B-)

SECOND LVDS Receiver Signal (B+)

SECOND LVDS Receiver Signal (C-)

SECOND LVDS Receiver Signal (C+)
Ground

SECOND LVDS Receiver Clock Signal(-)

SECOND LVDS Receiver Clock Signal(+)
Ground

SECOND LVDS Receiver Signal (D-)

SECOND LVDS Receiver Signal (D+)

SECOND LVDS Receiver Signal (E-)

SECOND LVDS Receiver Signal (E+)
No connection or GND

No connection or GND

Ground

Ground

Ground

No connection
Power Supply +12.0V

Power Supply +12.0V

Power Supply +12.0V
Power Supply +12.0V

-

Notes :

1. All GND(ground) pins should be connected together to the LCD module’s metal frame.

2. All V

LCD (power input) pins should be connected together.

3. All Input levels of LVDS signals are based on the EIA 644 Standard.

4. Specific pins(pin No. #2~#6) are used for internal data process of the LCD module.
If not used, these pins are no connection.

5. LVDS pin (pin No. #24,25,40,41) are used for 10Bit(D) of the LCD module.
If used for 8Bit(R), these pins are no connection.

6. Specific pin No. #44 is used for “No signal detection” of system signal interface.
It should be GND for NSB(No Signal Black) during the system interface signal is not.
If this pin is “H”, LCD Module displays AGP(Auto Generation Pattern).

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

10 /39

www.panelook.com

Global LCD Panel Exchange Center

ଝ

3-2-2. Backlight Module

www.panelook.com

LC320WUE

Engineering Specification

[ Master ]

1) Balance Connector

: 65002WS-03 (manufactured by YEONHO)

2) Mating Connector

: 65002HS-03 (manufactured by YEONHO)

Table 5. BACKLIGHT CONNECTOR PIN CONFIGURATION(CN2,CN3)

SymbolNo

H_Input

H_Input

FB

Rear view of LCM

123

Master

Master

High_Input2

NC3

1

23

Slave

[ Slave ]

1) Balance Connector

: 65002WS-03 (manufactured by YEONHO)

2) Mating Connector

: 65002HS-03 (manufactured by YEONHO)

Slave

High_InputHigh_Input1

High_Input

NC

Note

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

11 /39

www.panelook.com

Global LCD Panel Exchange Center

3-3. Signal Timing Specifications

Table 6 shows the signal timing required at the input of the LVDS transmitter. All of the interface signal timing
should be satisfied with the following specification for normal operation.

Table 6. TIMING TABLE for NTSC (DE Only Mode)

www.panelook.com

LC320WUE

Engineering Specification

Horizontal

Vertical

Frequency

Display Period

Blank

Total

DCLK

Horizontal

Vertical

Symbol

tHV

tHB

t

HP

VVDisplay Period

VBBlank

VPTotal

Symbol

fCLK

fH

f

V

tclk-960-

tclk240140100

Lines-1080-t

Lines694511t

Lines114911251091t

KHz7067.565

Hz636057

NoteUnitMaxTypMinITEM

2200/2tclk120011001060

NoteUnitMaxTypMinITEM

148.5/2MHz7774.2570

Table 7 shows the signal timing required at the input of the LVDS transmitter. All of the interface signal timing
should be satisfied with the following specification for normal operation.

Table 7. TIMING TABLE for PAL (DE Only Mode)

Symbol

NoteUnitMaxTypMinITEM

tclk-960-

tclk240140100

2200/2tclk120011001060

Lines-1080-t

Lines300270228t

Lines138013501308t

NoteUnitMaxTypMinITEM

148.5/2MHz7774.2570

KHz7067.565

Hz535047

Horizontal

Vertical

Frequency

Display Period

Blank

Total

DCLK

Horizontal

Vertical

tHV

tHB

HP

t

VVDisplay Period

VBBlank

VPTotal

Symbol

fCLK

fH

f

V

Note : The Input of HSYNC & VSYNC signal does not have an effect on normal operation(DE Only Mode).

The performance of the electro-optical characteristics may be influenced by variance of the vertical refresh rate.

Ver. 0.1

12 /39

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

3-4. Signal Timing Waveforms

www.panelook.com

LC320WUE

Engineering Specification

DE, Data

DCLK

tCLK

First data

Second data

0.5 VDD

Invalid data

Invalid data

DE(Data Enable)

* Reference : Sync. Relation

HSync

WH

t

Valid data

Pixel 0,0

Valid data

Pixel 1,0

Pixel 2,0

Pixel 3,0

tHP

0.7VDD

0.3VDD

Invalid data

Invalid data

* tHB = tHFP + tWH +tHBP

* tVB = tVFP + tWV +tVBP

tHBP tHV

tHFP

DE(Data Enable)

tVP

tWV

VSync

tVBP

tVV tVFP

DE(Data Enable)

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

13 /39

www.panelook.com

Global LCD Panel Exchange Center

3-5. Color Data Reference

The brightness of each primary color(red,green,blue) is based on the 10-bit gray scale data input for the color.
The higher binary input, the brighter the color. Table 8 provides a reference for color versus data input.

Table 8. COLOR DATA REFERENCE

www.panelook.com

LC320WUE

Engineering Specification

ࣜࣿࣜ

ࣾ
ࣿ



ࣿ

ࣾ

࣭࣮࣯ࣜࣤ࣬ࣥ

ࣜ
࣭࣮࣯ࣤ࣬ࣥ

ࣾ࣭࣮࣯ࣜࣤ࣬ࣥ

ࣿ







ࣜࣤ࣬࣬࣬ࣥࣜ

࣭ࣜࣤ࣬࣬ࣥ

࣭࣮࣮ࣜࣤ࣬ࣥ

࣭࣮࣯ࣜࣤ࣬ࣥ

࣪࣪࣪



ࣾࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣾ



ࣾࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣾ

ࣾ

ࣾࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣾ

ࣰࣱࣲ࣯࣮࣭ࣾࣵࣜࣾࣴࣜࣾࣳࣜࣾࣜࣾࣜࣾࣜࣾࣜࣾࣜࣾࣜࣾ࣬ࣵࣜࣴࣜࣳࣜࣲࣜࣱࣜࣰࣜ࣯ࣜ࣮ࣜ࣭ࣜ࣬ࣵࣜࣴࣜࣳࣜࣲࣜࣱࣜࣰࣜ࣯ࣜ࣮ࣜ࣭ࣜ࣬

࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬

࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜ

࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬

࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭ࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬

࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭ࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬

࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭ࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜ

࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜ

࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭ࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜ

࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬

࣭࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ

࣪࣪࣪࣪࣪࣪࣪࣪࣪

࣭࣭࣭࣭࣭࣭࣭࣭࣭࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜ࣬

࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜ

ࣜࣤ࣬࣬࣬ࣥࣜ

࣭ࣜࣤ࣬࣬ࣥ

࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬

࣭࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬

࣪࣪࣪



ࣾ

ࣜ
࣭࣮࣮ࣤ࣬ࣥ

ࣜ
࣭࣮࣯ࣤ࣬ࣥ

ࣾࣜࣤ࣬࣬࣬ࣥࣜ

ࣾ࣭ࣜࣤ࣬࣬ࣥ

࣪࣪࣪

ࣾ࣭࣮࣮ࣜࣤ࣬ࣥ

ࣾ࣭࣮࣯ࣜࣤ࣬ࣥ

࣭࣭࣭࣭࣭࣭࣭࣭࣭࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜ࣬࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬

࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬

࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬

࣭࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬

࣭࣭࣭࣭࣭࣭࣭࣭࣭ࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜ࣬࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬

࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭ࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

࣪࣪࣪࣪࣪࣪࣪࣪࣪

࣪࣪࣪࣪࣪࣪࣪࣪࣪

14 /39

www.panelook.com

Global LCD Panel Exchange Center

3-6. Power Sequence

3-6-1. LCD Driving circuit

www.panelook.com

LC320WUE

Engineering Specification

Power Supply For LCD

V

LCD

Interface Signal (Tx)

Option Signal

(LVDS_select, BIT_select)

Power for Lamp

Table 9. POWER SEQUENCE

Parameter

2 +T3T9

0V

0V

10%

90%

T

1

30%

90%

10%

T6

T2

Invalid
Data

T7

T9

Value

-4

-

Valid Data

T3 T4

Lamp ON

MaxTypMin

--200T4

T2

5

Invalid
Data

T5

T8

Unit

ms20-0.5T1

ms--0.5T2

ms--200T3

ms

ms--0T5

s--2.0T6

ms0.5T7

sT

Notes

4, 5

3

3

6

4ms--0T8

Note : 1. Please avoid floating state of interface signal at invalid period.

2. When the interface signal is invalid, be sure to pull down the power supply V

LCD

to 0V.

3. The T3/T4 is recommended value, the case when failed to meet a minimum specification,
abnormal display would be shown. There is no reliability problem.

4. If the on time of signals(Interface signal and Option signals) precedes the on time of Power(V
it will be happened abnormal display.

5. T6 should be measured after the Module has been fully discharged between power off and on
period.

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

),

LCD

15 /39

www.panelook.com

Global LCD Panel Exchange Center

4. Optical Specification

Optical characteristics are determined after the unit has been ‘ON’ and stable in a dark environment at 25·2¶C.
The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of ) and T
equal to 0 ¶.
FIG. 10 shows additional information concerning the measurement equipment and method.

www.panelook.com

LC320WUE

Engineering Specification

Optical Stage(x,y)

LCD Module

FIG. 10 Optical Characteristic Measurement Equipment and Method

Table 8. OPTICAL CHARACTERISTICS

SymbolParameter

Surface Luminance, white

Luminance Variation

Response Time

Color
Coordinates
[CIE1931]

Viewing Angle (CR>10)

Rising / Falling

RED

GREEN

BLUE

WHITE

x axis, right(I=0¶)
x axis, left (I=180¶)
y axis, up (I=90¶)
y axis, down (I=270¶)

WHITE

WH

Rx

Ry

Gx

Gy

Bx

By

Wx

Wy

50cm

5P

Pritchard 880 or
equivalent

Ta= 25·2¶C, VDD,VGH,VGL=typ., fV=60Hz, Dclk=148.5MHz,

=112mArms

I

BL

Typ

-0.03

Value

ࣲ࣯࣬࣪ࣴ
ࣰ࣯࣬࣪࣬

࣮࣬࣪ࣳࣵ

ࣲ࣭࣭࣬࣪
ࣰࣲ࣭࣬࣪
ࣲ࣮࣬࣪࣬

0.279

0.292

MaxTypMin

-500400L

Typ

+0.03

--89Tr

--89Tl

--89Tu

--89Td

--- 6Gray Scale

2

NoteUnit

1-1300CRContrast Ratio

2cd/m

31.3--G

4ms96-G to GGray-to-Gray

4ms96-Tr / Tf

5degree

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

16 /39

www.panelook.com

Global LCD Panel Exchange Center

Engineering Specification

Notes :1. Contrast Ratio(CR) is defined mathematically as :

CR =

It is measured at center 1-point.

2. Surface luminance is determined after the unit has been ‘ON’ and 1Hour after lighting the

backlight in a dark environment at 25·2¶C. Surface luminance is the luminance value at center
1-point across the LCD surface 50cm from the surface with all pixels displaying white.
For more information see the FIG. 10.

3. The variation in surface luminance , G WHITE is defined as :

Where L

For more information, see the FIG. 11.

Surface Luminance at all white pixels

Surface Luminance at all black pixels

G WHITE(5P) = Maximum(L

on1

to L

are the luminance with all pixels displaying white at 5 locations .

on5

on1,Lon2

www.panelook.com

, L

, L

, L

on3

on4

) / Minimum(L

on5

on1,Lon2

, L

on3

, L

on4

LC320WUE

, L

)

on5

4. Response time is the time required for the display to transit from G(N) to G(M) (Rise Time, Tr
and from G(N) to G(M) (Decay Time, Tr

).

D

And the GtoG is the average response time when the overdriving function adapted.

5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are

determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which
is normal to the LCD module surface. For more information, see the FIG. 13.

6. Gray scale specification
Gamma Value is approximately 2.2. For more information, see the Table 8.

Table 8. GRAY SCALE SPECIFICATION

Luminance [%] (Typ.)Gray Level

L0

L63

L127

L191

L255

L319

L383

L447

L511

L575

L639

L703

L767

L831

L895

L959

L1023

0.08

0.27

1.04

2.49

4.68

7.66

11.5

16.1

21.6

28.1

35.4

43.7

53.0

63.2

74.5

86.7

100

)

R

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

17 /39

www.panelook.com

Global LCD Panel Exchange Center

ྙ

ྛྚ

ྜྷ

ྜ

Measuring point for surface luminance & measuring point for luminance variation.

www.panelook.com

LC320WUE

Engineering Specification

H

A

V

B

A : H / 4 mm

FIG. 11 5 Points for Luminance Measure

Response time is defined as the following figure and shall be measured by switching the input signal for
“Gray(0)” and “Gray(255)”.

TrR

100

90

TrD

B : V / 4 mm
@ H,V : Active Area

Optical
Response

Ver. 0.1

10

0

Gray(N)

N,M = Black~White, N<M

FIG. 12 Response Time

Gray(M)

Gray(N)

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

18 /39

www.panelook.com

Global LCD Panel Exchange Center

Dimension of viewing angle range

www.panelook.com

LC320WUE

Engineering Specification

I

= 180q, Left

I

= 270q, Down

Normal

E

T

I

FIG. 13 Viewing Angle

Y

I

= 90q, Up

I

= 0q, Right

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

19 /39

www.panelook.com

Global LCD Panel Exchange Center

5. Mechanical Characteristics

Table 10 provides general mechanical characteristics.

Table 10. MECHANICAL CHARACTERISTICS

www.panelook.com

LC320WUE

Engineering Specification

ValueItem

760 mmHorizontal

Outline Dimension

Bezel Area

Active Display Area

5,700g (Typ.) , 6,200g (Max.) Weight

450 mmVertical

47.5 mmDepth

703.8 mmHorizontal

398.4 mmVertical

698.40 mmHorizontal

392.85 mmVertical

Note : Please refer to a mechanic drawing in terms of tolerance at the next page.

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

20 /39

www.panelook.com

Global LCD Panel Exchange Center

<FRONT VIEW>

www.panelook.com

LC320WUE

Engineering Specification

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

21 /39

www.panelook.com

Global LCD Panel Exchange Center

<REAR VIEW>

www.panelook.com

LC320WUE

Engineering Specification

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

22 /39

www.panelook.com

Global LCD Panel Exchange Center

6. Reliability

Table 13. ENVIRONMENT TEST CONDITION

www.panelook.com

LC320WUE

Engineering Specification

ConditionTest ItemNo.

Ta= 60¶C 240h High temperature storage test1

Ta= -20¶C 240hLow temperature storage test2

Ta= 50¶C 50%RH 240hHigh temperature operation test3

Ta= 0¶C 240hLow temperature operation test4

Wave form : random

Vibration test

5

(non-operating)

Shock test

6

(non-operating)

Altitude operating

8

storage / shipment

Vibration level : 1.0Grms
Bandwidth : 10-300Hz
Duration : X,Y,Z, 10 min

One time each direction

Shock level : 50G
Waveform : half sine wave, 11ms
Direction : ᇹX, ᇹY, ᇹZ

One time each direction

Ta= 40 ¶C ,90%RHHumidity condition Operation7

0 - 15,000 ft
0 - 40,000 ft

Note : Before and after Reliability test, LCM should be operated with normal function.

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

23 /39

www.panelook.com

Global LCD Panel Exchange Center

7. International Standards

7-1. Safety

a) UL 60065, 7thEdition, dated June 30, 2003, Underwriters Laboratories, Inc.,

Standard for Audio, Video and Similar Electronic Apparatus.

b) CAN/CSA C22.2, No. 60065:03, Canadian Standards Association,

Standard for Audio, Video and Similar Electronic Apparatus.

c) IEC60065:2001, 7

Safety requirements for Audio, Video and Similar Electronic Apparatus..

th

Edition CB-scheme and EN 60065:2002,

www.panelook.com

LC320WUE

Engineering Specification

7-2. EMC

a) ANSI C63.4 “Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and

Electrical Equipment in the Range of 9kHZ to 40GHz. “American National Standards Institute(ANSI),
1992

b) CISPR13 "Limits and Methods of Measurement of Radio interference characteristics of Sound

and Television broadcast receivers and associated equipment"

CISPR22 "Limits and Methods of Measurement of Radio interference characteristics of Information

Technology Equipment" International Special Committee on Radio Interference.

c) EN55013 "Limits and Methods of Measurement of Radio interference characteristics of Sound and

Television broadcast receivers and associated equipment"

EN55022 "Limits and Methods of Measurement of Radio interference characteristics of Information

Technology Equipment" European Committee for Electro Technical Standardization. (CENELEC),
1988(Including A1:2000)

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

24 /39

www.panelook.com

Global LCD Panel Exchange Center

8. Packing

8-1. Designation of Lot Mark

a) Lot Mark

ABCDEFGHI JKLM

A,B,C : SIZE(INCH)
D : YEAR E : MONTH
F : PANEL CODE G : FACTORY CODE
H : ASSEMBLY CODE I,J,K,L,M : SERIAL NO.

www.panelook.com

LC320WUE

Engineering Specification

Note

1. YEAR

Year

Mark

321

200452005

4

200320022001

2006720078200892009

6

2. MONTH

Month

Mark

Apr5May

4

Jun7Jul8Aug9Sep

6

b) Location of Lot Mark

Serial NO. is printed on the label. The label is attached to the backside of the LCD module.
This is subject to change without prior notice.

8-2. Packing Form

a) Package quantity in one Pallet : 30 pcs

b) Pallet Size : 1140 mm X 870mm X 1188mm.

2010

0

Oct

A

Nov

B

DecMarFebJan

C421

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

25 /39

www.panelook.com

Global LCD Panel Exchange Center

9. Precautions

Please pay attention to the followings when you use this TFT LCD module.

9-1. Mounting Precautions

(1) You must mount a module using specified mounting holes (Details refer to the drawings).
(2) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the

module. And the case on which a module is mounted should have sufficient strength so that external
force is not transmitted directly to the module.

(3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer.

Transparent protective plate should have sufficient strength in order to the resist external force.
(4) You should adopt radiation structure to satisfy the temperature specification.
(5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former

generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break
by electro-chemical reaction.

(6) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB

pencil lead. And please do not rub with dust clothes with chemical treatment.

Do not touch the surface of polarizer for bare hand or greasy cloth.(Some cosmetics are detrimental

to the polarizer.)
(7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like

chamois soaks with petroleum benzine. Normal-hexane is recommended for cleaning the adhesives
used to attach front / rear polarizers. Do not use acetone, toluene and alcohol because they cause
chemical damage to the polarizer.

(8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes

deformations and color fading.

(9) Do not open the case because inside circuits do not have sufficient strength.

www.panelook.com

LC320WUE

Engineering Specification

9-2. Operating Precautions

(1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage :

V=·200mV(Over and under shoot voltage)

(2) Response time depends on the temperature.(In lower temperature, it becomes longer.)
(3) Brightness depends on the temperature. (In lower temperature, it becomes lower.)

And in lower temperature, response time(required time that brightness is stable after turned on)
becomes longer

(4) Be careful for condensation at sudden temperature change.Condensation makes damage to polarizer or

electrical contacted parts. And after fading condensation, smear or spot will occur.
(5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
(6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be

done by system manufacturers. Grounding and shielding methods may be important to minimized the
interference.

(7) Please do not give any mechanical and/or acoustical impact to LCM. Otherwise, LCM can’t be operated

its full characteristics perfectly.

(8) A screw which is fastened up the steels should be a machine screw.

(if not, it can causes conductive particles and deal LCM a fatal blow)
(9) Please do not set LCD on its edge.
(10) Partial darkness may happen during 3~5 minutes when LCM is operated initially in condition that

luminance is under 40% at low temperature (under 5୅). This phenomenon which disappears naturally
after 3~5 minutes is not a problem about reliability but LCD characteristic

Ver. 0.1

26 /39

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

9-3. Electrostatic Discharge Control

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that
treatment persons are connected to ground through wrist band etc. And don’t touch interface pin directly.

9-4. Precautions for Strong Light Exposure

Strong light exposure causes degradation of polarizer and color filter.

9-5. Storage

When storing modules as spares for a long time, the following precautions are necessary.

www.panelook.com

LC320WUE

Engineering Specification

(1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature

between 5¶C and 35¶C at normal humidity.

(2) The polarizer surface should not come in contact with any other object.

It is recommended that they be stored in the container in which they were shipped.

9-6. Handling Precautions for Protection Film

(1) The protection film is attached to the bezel with a small masking tape.

When the protection film is peeled off, static electricity is generated between the film and polarizer.
This should be peeled off slowly and carefully by people who are electrically grounded and with well ion­blown equipment or in such a condition, etc.

(2) When the module with protection film attached is stored for a long time, sometimes there remains a very

small amount of glue still on the bezel after the protection film is peeled off.

(3) You can remove the glue easily. When the glue remains on the bezel surface or its vestige is recognized,

please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal­hexane.

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

27 /39

www.panelook.com

Global LCD Panel Exchange Center

# APPENDIX- I-1

 Required signal assignment for Flat Link (Thine : THC63LVD103) Transmitter (Pin7=“L or NC”)

www.panelook.com

LC320WUE

Engineering Specification

Host System

30 Bit

RED0
RED1
RED2
RED3
RED4
RED5
RED6
RED7
RED8

RED9
GREEN0
GREEN1
GREEN2
GREEN3
GREEN4
GREEN5
GREEN6
GREEN7
GREEN8
GREEN9

BLUE0
BLUE1
BLUE2
BLUE3
BLUE4
BLUE5
BLUE6
BLUE7
BLUE8
BLUE9

Hsync

Vsync

Data Enable

CLOCK

THC63LVD103
or Compatible

33
34
35
36
37
38
59
61
4
5
40
41
42
44
45
46
62
63
6
8
48
49
50
52
53
54
64
1
9
11
55
57
58
12

TA-

TA+

TB-

TB+

TC-

TC+

TCLK-

TCLK+

TD-

TD+

TE-

TE+

31

30

29

28

25

24

23

22

21

20

19

18

GND

FI-RE51S-HF

12

13

14

15

16

17

19

20

22

23

24

25

7

100ȳ

100ȳ

100ȳ

100ȳ

100ȳ

100ȳ

1Kȳ

LCM Module

Timing

Controller

RA1N

RA1P

RB1N

RB1P

RC1N

RC1P

RCLK1N

RCLK1P

RD1N

RD1P

RE1N

RE1P

VESA / JEIDA

Notes:

1. The LCD module uses a 100 Ohm(ᆅ) resistor between positive and negative lines

of each receiver input.

2. Refer to LVDS transmitter data sheet for detail descriptions. (THC63LVD103 or Compatible)

3. ‘9’ means MSB and ‘0’ means LSB at R,G,B pixel data.

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

28 /39

www.panelook.com

Global LCD Panel Exchange Center

# APPENDIX- 1-2

 Required signal assignment for Flat Link (Thine : THC63LVD103) Transmitter (Pin7=“H”)

www.panelook.com

LC320WUE

Engineering Specification

Host System

30 Bit

RED0

RED1

RED2

RED3

RED4

RED5

RED6

RED7

RED8

RED9
GREEN0
GREEN1
GREEN2
GREEN3
GREEN4
GREEN5
GREEN6
GREEN7
GREEN8
GREEN9

BLUE0
BLUE1
BLUE2
BLUE3
BLUE4
BLUE5
BLUE6
BLUE7
BLUE8
BLUE9

Hsync

Vsync

Data Enable

CLOCK

THC63LVD103
or Compatible

4
5
59
61
33
34
35
36
37
38
6
8
62
63
40
41
42
44
45
46
9
11
64
1
48
49
50
52
53
54
55
57
58
12

TA-

TA+

TB-

TB+

TC-

TC+

TCLK-

TCLK+

TD-

TD+

TE-

TE+

31

30

29

28

25

24

23

22

21

20

19

18

VCC

FI-RE51S-HF

12

13

14

15

16

17

19

20

22

23

24

25

7

100ȳ

100ȳ

100ȳ

100ȳ

100ȳ

100ȳ

1Kȳ

LCM Module

Timing

Controller

RA1N

RA1P

RB1N

RB1P

RC1N

RC1P

RCLK1N

RCLK1P

RD1N

RD1P

RE1N

RE1P

VESA / JEIDA

Notes:

1. The LCD module uses a 100 Ohm(ᆅ) resistor between positive and negative lines

of each receiver input.

2. Refer to LVDS transmitter data sheet for detail descriptions. (THC63LVD103 or Compatible)

3. ‘9’ means MSB and ‘0’ means LSB at R,G,B pixel data.

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

29 /39

www.panelook.com

Global LCD Panel Exchange Center

# APPENDIX- I1-1

Packing Ass’y

www.panelook.com

LC320WUE

Engineering Specification

MATERIALDESCRIPTIONNO.

LCD MODULE1

Ver. 0.1

BAG2

TAPE3

4

5

PACKING,

BOTTOM

PACKING,

TOP R_L

BOX6

TAPE7

LABEL8

MASKING 20MM X

OPP 70MMX300M

YUPO PAPER 100X100

AL

50M

EPS

EPS

PAPER_DW3

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

30 /39

www.panelook.com

Global LCD Panel Exchange Center

# APPENDIX- II-2

Pallet Ass’y

www.panelook.com

LC320WUE

Engineering Specification

DESCRIPTIONNO.

PACKING ASS’Y1

PALLET2

ANGLE, PACKING3

LABEL4

Ver. 0.1

MATERIAL

PAPER (DW3)

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Plywood

PAPER

31 /39

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

LC320WUE

# APPENDIX 2

# APPENDIX- III-1

غ LCM Label

Model

UL MARK

US PATENT No.

Engineering Specification

Serial No.

Origin

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

32 /39

www.panelook.com

Global LCD Panel Exchange Center

# APPENDIX- III-2

www.panelook.com

LC320WUE

Engineering Specification

 Box Label

LC320WUE

5PCS

jopuh

SBR1

 Pallet Label

LC320WUE

SBR1

30PCS 001/01-01

MADE IN CHINA

RoHS Verified

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

33 /39

www.panelook.com

Global LCD Panel Exchange Center

˟

˟

˟

˟

˟

# APPENDIX- IV-1

Option Pin Circuit Block Diagram

Circuit Block Diagram of LVDS Format Selection pin

Selector (Pin 7) Selector

www.panelook.com

Engineering Specification

1K

LC320WUE

System Side LCM Side

Circuit Block Diagram of Bit Selection pin

1K

Selector (Pin 27) Selector

Open

50K

ASIC

(TCON)

VCC

~75K

25K

ASIC

(TCON)

System Side LCM Side

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

34 /39

www.panelook.com

Global LCD Panel Exchange Center

˟

˟

˟

˟

˟

˟

# APPENDIX- IV-2

 Option Pin Circuit Block Diagram

Circuit Block Diagram of OPC Enable Selection pin

www.panelook.com

LC320WUE

Engineering Specification

Selector (Pin 10)

R1

1K

R3

4.7K

R2

1K

R4

OPEN

System Side LCM Side

R1 ˺1K

R5

VCC

25K

~75K

Selector

ASIC

(TCON)

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

35 /39

www.panelook.com

Global LCD Panel Exchange Center

# APPENDIX- V

LVDS Input characteristics

1. DC Specification

www.panelook.com

LC320WUE

Engineering Specification

LVDS Common mode Voltage

LVDS Input Voltage Range

Change in common mode Voltage

2. AC Specification

LVDS Clock

LVDS Data

LVDS 1’st Clock

LVDS 2nd/ 3rd/ 4thClock

T

skew_minTskew_max

tSKEW

tSKEW

NotesUnitMaxMinSymbolDescription

|LVDS Single end Voltage

ID

CM

IN

CM

T

clk

A

(F

= 1/T

clk

)

clk

-mV600200|V

-V1.51.1V

-V1.80.7V

-mV150ȟV

A

T

clk

80%

20%

t

RF

NotesUnitMaxMinSymbolDescription

LVDS Clock to Data Skew Margin

LVDS Clock/DATA Rising/Falling time

LVDS Clock to Clock Skew Margin (Even to Odd)

SKEW

RF

t

SKEW_EO

260 ps(0.3*T

1/7* T

)/7t

clk

T

clk

78MHz > Fclk ˻ 70MHzps480t

clk

Note. All Input levels of LVDS signals are based on the EIA 644 Standard.

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

-

-

36 /39

www.panelook.com

Global LCD Panel Exchange Center

# APPENDIX- VI

LVDS Input characteristics

www.panelook.com

LC320WUE

Engineering Specification

360ps

V+
data

Vcm

V­data

V+
clk

Vcm

0.5tui

360ps

VID


teff

tui

Vfsw

tui : Unit
Interval

V­clk

Ver. 0.1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

37 /39

www.panelook.com

Global LCD Panel Exchange Center

# APPENDIX- VII-1

LVDS Data-Mapping info. (10bit)

 LVDS Select : “H” Data-Mapping (JEIDA format)

RCLKP

RCLKM

www.panelook.com

LC320WUE

Engineering Specification

RAP

RBP

RCP

RDP

REP

R19 R18 R17 R16G14 R15R14’ R14R15’ G14”

B14 G19 G18 G17B15 G16G15’ G15G16’ B15”

V

SYNCHSYNC

B13 B12 G13 G12X R13R12’ R12R13’ X”

B11 B10 G11 G10X R11R10’ R10R11’ X”

B19 B18DE B17B16’ B16B17’ DE”

 LVDS Select : “L” Data-Mapping (VESA format)

RCLKP

RCLKM

RAP

RBP

R15 R14 R13 R12G10 R11R10’ R10R11’ G10”

B10 G15 G14 G13B11 G12G11’ G11G12’ B15”

Ver. 0.1

RCP

RDP

REP

V

SYNCHSYNC

B17 B16 G17 G16X R17R16’ R16R17’ X”

B19 B18 G19 G18X R19R18’ R18R19’ X”

B15 B14DE B13B12’ B12B13’ DE”

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

38 /39

www.panelook.com

Global LCD Panel Exchange Center

# APPENDIX- VII-2

LVDS Data-Mapping info. (8bit)

 LVDS Select : “H” Data-Mapping (JEIDA format)

RCLKP

www.panelook.com

LC320WUE

Engineering Specification

RCLKM

RAP

RBP

RCP

RDP

R17 R16 R15 R14G12 R13R12’ R12R13’ G12”

B12 G17 G16 G15B13 G14G13’ G13G14’ B13”

V

SYNCHSYNC

B11 B10 G11 G10X R11R10’ R10R11’ X”

B17 B16DE B15B14’ B14B15’ DE”

 LVDS Select : “L” Data-Mapping (VESA format)

RCLKP

RCLKM

RAP

R15 R14 R13 R12G10 R11R10’ R10R11’ G10”

RBP

RCP

RDP

Ver. 0.1

B10 G15 G14 G13B11 G12G11’ G11G12’ B15”

V

SYNCHSYNC

B17 B16 G17 G16X R17R16’ R16R17’ X”

B15 B14DE B13B12’ B12B13’ DE”

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

39 /39

www.panelook.com