Intel 5148LV - Xeon Dual Core Active H, 5110 - Xeon Dual Core Pass Hs, Dual-Core Xeon 5100 Series Datasheet

Download

Dual-Core Intel

Xeon

Processor 5100 Series

Datasheet

August 2007

Reference Number: 313355-003

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING T O SALE AND/OR USE OF INTEL PRODUCT S INCLUDING LIABILITY OR WARRANTIES RELA TING T O FITNES S FOR A PARTICULAR PURPOSE, MERCHANT ABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life savin g, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel

reserves these for future definition and shall have no responsibility whatsoev er for conflicts or incompatibilities arising from future changes to them.

The Dual-Core Intel

Xeon® Processor 5100 Series may contain design defects or errors known as errata which may cause the

product to deviate from published specifications. Current characterized errata are available on request.

64-bit Intel® Xeon and applications enabled for Intel EM64T. Processor will not operate (including 32-bit operation) without an Intel EM64T-enabled BIOS. Performance will vary depending on your hardware and software configurations. Intel EM64T-enabled OS, BIOS, device drivers and applications may not be available. Check with your vendor for more information.

processors with Intel® EM64T requires a computer syste m with a processor, chipset, BIOS, OS, device driver s

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Intel, Pentium, Intel Xeon, Intel SpeedStep, Intel Extended Memory 64 Technology, Intel Virtualization Technology, and the Intel

logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries. *Other names and brands may be claimed as the property of others. Copyright © 2007, Intel Corporation.

2 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Contents

Features......................................................................................................................9

1 Introduction...............................................................................................................11

1.1 Terminology .....................................................................................................12

1.2 State of Data................................... .. .. ......................... ... .. ......................... .. .. ..14

1.3 References.......................................................................................................14

2 Electrical Specifications ...............................................................................................17

2.1 Front Side Bus and GTLREF ......................... ... .. .. ........................... .....................17

2.2 Power and Ground Lands....................................................................................17

2.3 Decoupling Guidelines ........................................................................................18

2.3.1 VCC

2.3.2 VTT

2.3.3 Front Side Bus AGTL+ Decoupling ........ .. ........................... .. .. ...................18

2.4 Front Side Bus Clock (BCLK[1:0]) and Processor Clocking.......................................18

2.4.1 Front Side Bus Frequency Select Signals (BSEL[2:0])..................................19

2.4.2 PLL Power Supply...................................................................................20

2.5 Voltage Identification (VID) ................................................................................20

2.6 Reserved or Unused Signals................................................................................23

2.7 Front Side Bus Signal Groups.......................... .. .. ........................... .. ...................24

2.8 CMOS Asynchronous and Open Drain Asynchronous Signals....................................25

2.9 Test Access Port (TAP) Connection.......................................................................25

2.10 Platform Environmental Control Interface (PECI) DC Specifications...........................26

2.10.1 DC Characteristics..................................................................................26

2.10.2 Input Device Hysteresis ..........................................................................27

2.11 Mixing Processors..............................................................................................27

2.12 Absolute Maximum and Minimum Ratings................................................... .. ........27

2.13 Processor DC Specifications................................................................................29

2.13.1 VCC Overshoot Specification....................................................................35

2.13.2 Die Voltage Validation............................. ........................... .....................36

3 Mechanical Specifications.............................................................................................37

3.1 Package Mechanical Drawings.............................................................................37

3.2 Processor Component Keepout Zones....................... .. ............................ .. .. .. ........41

3.3 Package Loading Specifications ........ ........................... .. .. ............................ .. ......41

3.4 Package Handling Guidelines............................. .. .. .. ........................... ... ..............42

3.5 Package Insertion Specifications................................................... .. .. .. ... ..............42

3.6 Processor Mass Specifications .............................................................................42

3.7 Processor Materials............................................................................................43

3.8 Processor Land Coordinates................................................................................43

4 Land Listing...............................................................................................................45

4.1 Dual-Core Intel

4.1.1 Land Listing by Land Name......................................................................45

4.1.2 Land Listing by Land Number...................................................................55

5 Signal Definitions ............. ......................... .. .. .. .......................... .. .. .. ......................... ..65

5.1 Signal Definitions .............................................. .. .. ........................... .................65

6 Thermal Specifications ................................................................................................73

6.1 Package Thermal Specifications................ .. ............................ ........................... ..73

6.1.1 Thermal Specifications............................................................................73

6.1.2 Thermal Metrology .................................................................................81

6.2 Processor Thermal Features................................................................................82

6.2.1 Thermal Monitor Features........................................................................82

Decoupling......................................................................................18

Xeon® Processor 5100 Series Pin Assignments.............................45

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet

6.2.2 On-Demand Mode...................................................................................84

6.2.3 PROCHOT# Signal ............. .. ......................... .. .. .......................... .. .. ........85

6.2.4 FORCEPR# Signal...................................................................................85

6.2.5 THERMTRIP# Signal..................... .. .. ................................................... .. ..86

6.3 Platform Environment Control Interface (PECI)......................................................86

6.3.1 Introduction...........................................................................................86

6.3.2 PECI Specifications .................................................................................88

7 Features....................................................................................................................91

7.1 Power-On Configuration Options..........................................................................91

7.2 Clock Control and Low Power States................... .. ........................... .....................91

7.2.1 Normal State .........................................................................................92

7.2.2 HALT or Extended HALT State...................................................................92

7.2.3 Stop-Grant State....................................................................................94

7.2.4 Extended HALT Snoop or HALT Snoop State,

Stop Grant Snoop State...........................................................................95

7.3 Enhanced Intel SpeedStep® Technology...............................................................95

8 Boxed Processor Specifications .....................................................................................97

8.1 Introduction......................................................................................................97

8.2 Mechanical Specifications....................................................................................99

8.2.1 Boxed Processor Heat Sink Dimensions (CEK).............................................99

8.2.2 Boxed Processor Heat Sink Weight..........................................................107

8.2.3 Boxed Processor Retention Mechanism and Heat Sink

Support (CEK)......................................................................................107

8.3 Electrical Requirements ............................................ ........................... .............107

8.3.1 Fan Power Supply (Active CEK)....................... .. ............................ ..........107

8.3.2 Boxed Processor Cooling Requirements....................................................108

8.4 Boxed Processor Contents.................................................................................109

9 Debug Tools Specifications.................................................................... .. .. .................111

9.1 Debug Port System Requirements........................ .. .. ..........................................111

9.2 Target System Implementation..........................................................................111

9.2.1 System Implementation...... .. .................................................... .............111

9.3 Logic Analyzer Interface (LAI) ...........................................................................111

9.3.1 Mechanical Considerations .....................................................................112

9.3.2 Electrical Considerations........................................................................112

Figures

2-1 Input Device Hysteresis............................... .. ............................ .........................27

2-2 Dual-Core Intel® Xeon® Processor LV 5148/5138/5128

Processor Load Current versus Time.....................................................................31

2-3 Dual-Core Intel

2-4 Dual-Core Intel® Xeon® Processor 5160 Load Current versus Time .........................32

2-5 Dual-Core Intel® Xeon® Processor 5100 Series VCC Static

and Transient Tolerance Load Line ................................................ .. .. .. .................33

2-6 Dual-Core Intel® Xeon® Processor LV 5148/5138/5128 VCC

Static and Transient Tolerance Load Lines.............................................................34

2-7 VCC Overshoot Example Waveform......................................................................36

3-1 Processor Package Assembly Sketch.....................................................................37

3-2 Processor Package Drawing (Sheet 1 of 3) ............................................................38

3-3 Processor Package Drawing (Sheet 2 of 3) ............................................................39

3-4 Processor Package Drawing (Sheet 3 of 3) ............................................................40

3-5 Processor Land Coordinates, Top View..................................................................43

3-6 Processor Land Coordinates, Bottom View.............................................................44

6-1 Dual-Core Intel

4 Dual-Core Intel

Xeon® Processor 5100 Series Load Current versus Time .................31

Xeon® Processor 5100 Series Thermal Profile ...............................76

Xeon® Processor 5100 Series Datasheet

6-2 Dual-Core Intel® Xeon® Processor LV 5138

Nominal & Short-Term Thermal Profiles................................................................77

6-3 Dual-Core Intel® Xeon® Processor LV 5148 and

Dual-Core Intel® Xeon® Processor LV 5128 Thermal Profile ...................................79

6-4 Dual-Core Intel® Xeon® Processor 5160 Thermal Profiles A and B ..........................80

6-5 Case Temperature (TCASE) Measurement Location............................... .................82

6-6 Thermal Monitor 2 Frequency and Voltage Ordering ...............................................84

6-7 PECI Topology ..................................................................................................87

6-8 Temperature Data Format Comparison: Thermal Diode vs. PECI Digital

Thermal Sensor.................................................................................................88

7-1 Stop Clock State Machine...................................................................................94

8-1 Boxed Dual-Core Intel

Xeon® Processor 5100 Series

1U Passive/3U+ Active Combination Heat Sink (With Removable Fan) ......................97

8-2 Boxed Dual-Core Intel® Xeon® Processor 5100 Series 2U Passive Heat Sink.............. 98

8-3 2U Passive Dual-Core Intel

Xeon® Processor 5100 Series

Thermal Solution (Exploded View).......................................................................98

8-4 Top Side Board Keepout Zones (Part 1).............................................................. 100

8-5 Top Side Board Keepout Zones (Part 2).............................................................. 101

8-6 Bottom Side Board Keepout Zones..................................................................... 102

8-7 Board Mounting-Hole Keepout Zones ................................................................. 103

8-8 Volumetric Height Keep-Ins.............................................................................. 104

8-9 4-Pin Fan Cable Connector (For Active CEK Heat Sink) ......................................... 105

8-10 4-Pin Base Board Fan Header (For Active CEK Heat Sink)...................................... 106

8-11 Fan Cable Connector Pin Out for 4-Pin Active CEK Thermal Solution ....................... 108

Table

1-1 Dual-Core Intel® Xeon® Processor 5100 Series......................................................12

2-1 Core Frequency to FSB Multiplier Configuration .....................................................19

2-2 BSEL[2:0] Frequency Table ......................... ... ......................... .. .. .......................19

2-3 Voltage Identification Definition...........................................................................21

2-4 Voltage Identification Definition...........................................................................22

2-5 Loadline Selection Truth Table for LL_ID[1:0] .......................................................23

2-6 Market Segment Selection Truth Table for MS_ID[1:0]...........................................23

2-7 FSB Signal Groups.............................................................................................24

2-8 AGTL+ Signal Description Table...........................................................................25

2-9 Non AGTL+ Signal Description Table....................................................................25

2-10 Signal Reference Voltages .............................................. ....................................25

2-11 PECI DC Electrical Limits ....................................................................................26

2-12 Processor Absolute Maximum Ratings...................................................................28

2-13 Voltage and Current Specifications.......................................................................29

2-14 VCC Static and Transient Tolerance .....................................................................32

2-15 AGTL+ Signal Group DC Specifications.................................................................34

2-16 CMOS Signal Group and TAP Signal Group DC Specifications ...................................34

2-17 Open Drain Signal Group DC Specifications...........................................................35

2-18 VCC Overshoot Specifications..............................................................................35

3-1 Package Loading Specifications ................................. .. ............................ .. .. ........41

3-2 Package Handling Guidelines............................. .. ........................... .. .. .................42

3-3 Processor Materials............................................................................................43

4-1 Land Listing by Land Name.................................................................................45

4-2 Land Listing by Land Number ..............................................................................55

5-1 Signal Definitions .............................................. ........................... .....................65

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet

6-1 Dual-Core Intel® Xeon® Processor 5100 Series Thermal Specifications ....................75

6-2 Dual-Core Intel

Xeon® Processor 5100 Series Thermal Profile Table........................76

6-3 Dual-Core Intel® Xeon® Processor LV 5138 Thermal Specifications .........................77

6-4 Dual-Core Intel® Xeon® Processor LV 5138 Nominal Thermal Profile Table...............78

6-5 Dual-Core Intel® Xeon® Processor LV 5138 Short Term Thermal Profile Table...........78

6-6 Dual-Core Intel® Xeon® Processor LV 5148 and

Dual-Core Intel® Xeon® Processor LV 5128 Thermal Specifications .........................78

6-7 Dual-Core Intel® Xeon® Processor LV 5148 and

Dual-Core Intel® Xeon® Processor LV 5128 Thermal Profile Table ...........................79

6-8 Dual-Core Intel® Xeon® Processor 5160 Thermal Specifications..............................79

6-9 Dual-Core Intel® Xeon® Processor 5160 Thermal Profile A Table.............................80

6-10 Dual-Core Intel® Xeon® Processor 5160 Thermal P r ofile B Table.............................81

6-11 Supported PECI Command Functions and Codes ....................................................89

6-12 GetTemp0() Error Codes.....................................................................................89

7-1 Power-On Configuration Option Lands...................................................................91

7-2 Extended HALT Maximum Power B-step................................................................93

7-3 Extended HALT Maximum Power G-step................................................................93

8-1 PWM Fan Frequency Specifications for 4-Pin Active CEK Thermal Solution................108

8-2 Fan Specifications for 4-Pin Active CEK Thermal Solution............................. .. ........108

8-3 Fan Cable Connector P in Out for 4-Pin Active CEK Thermal Solution ........................108

6 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Revision History

Revision Description Date

001 Initial release June 2006 002 Updated Sections 2, 3, and 6 with SKUs for 5148/5138/5128 November 2006 003 Updated Sections 2, 3, and 6 with G-step information. August 2007

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet

8 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Features

• Dual-Core processing with Intel® Core™ microarchitecture

• FC-LGA6 package with 771 Lands

• Available at up to 3.00 GHz processor speed

• 65 nm process technology

• Performance optimized version available

• Dual processing (DP) server support

• Includes 32-KB Level 1 instruction and 32-KB Level 1 data cache per core

• Includes 4-MB L2 Cache shared between the cores

• Intel

• 1066/1333 MHz system bus with Dual Independent Bus architecture

• Intel

• Intel® Virtualization Technology

• Intel® Wide Dynamic Execution

• Intel

• Intel® Smart Memory Access

• Demand-Based Switching (DBS) with Enhanced Intel SpeedStep® Technolog y

• Enhanced thermal and power management capabilities:

• Platform Environment Control Interface (PECI) to monitor Digital Thermal Sensors The Dual-Core Intel

dual processor server, workstation, and embedded applications. Based on the Intel Core™ micro-architecture, it is binary compatible with previous Intel (IA-32) processors. The Dual-Core Intel Xeon Processor 5100 series are scalable to two processors in a multiprocessor system, providing exceptional performance for applications running on advanced operating systems such as Windows* XP, Windows Server 2003, Linux*, and UNIX*.

• Thermal Monitor (TM1)

• Thermal Monitor 2 (TM2)

Advanced Smart Cache

64 Technology (Intel® 64)

Advanced Digital Media Boost

Xeon® Processor 5100 series is designed for high-performance

Architecture

The Dual-Core Intel Xeon Processor 5100 series delivers compute power at unparalleled value and flexibility for powerful servers, internet infrastructure, and departmental server applications. The Intel Virtualization Te chnology deliver outstanding performance and headroom for peak internet server workloads, resulting in faster response times, support for more users, and improved scalability.

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 9

Core™ microarchitecture and Intel

Features

10 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet

Introduction

1 Introduction

The Dual-Core Intel® Xeon® Processor 5100 Series are 64-bit server/workstation processors utilizing two Intel microarchitecture cores. These processors are based on Intel’s 65 nanometer process technology combining high performance with the power efficiencies of a low-power microarchitecture. The Dual-Core Intel® Xeon® Processor 5100 Series maintain the tradition of compatibility with IA-32 software. Some key features include on-die, 32 KB Level 1 instruction and data caches and 4 MB Level 2 cache with Advanced Transfer Cache Architecture. The processors’ Data Prefetch Logic speculatively fetches data to the L2 cache before an L1 cache requests occurs, resulting in reduced bus cycle penalties and improved performance. The 1333 MHz Front Side Bus (FSB) is a quad-pumped bus running off a 333 MHz system clock making

10.66 GBytes per second data transfer rates possible. Some lower speed SKU’s are available which support a 1066 MHz Front Side Bus (FSB). This is a quad-pumped bus running off a 266 MHz system clock making 8.5 GBytes per second data transfer rates possible. The Dual-Core Intel® Xeon® Processor 5160 offers higher clock frequencies than the Dual-Core Intel for the performance optimized segment.

Xeon® Processor 5100 Series for platforms that are targeted

Enhanced thermal and power management capabilities are implemented including Thermal Monitor (TM1), Thermal Monitor 2 (TM2) and Enhanced Intel SpeedStep

Technology. These technologies are targeted for dual processor in enterprise environments. TM1 and TM2 provide efficient and effective cooling in high temperature situations. Enhanced Intel SpeedStep

Technology provides power management

capabilities to servers and workstations.

Dual-Core Intel

Xeon® Processor 5100 Series features include Advanced Dynamic Execution, enhanced floating point and multi-media units, Streaming SIMD Extensions 2 (SSE2) and Streaming SIMD Extensions 3 (SSE3). Advanced Dynamic Execution improves speculative execution and branch prediction internal to the processor. The floating point and multi-media units include 128-bit wide registers and a separate register for data movement. SSE3 instructions provide highly efficient double-precision floating point, SIMD integer, and memory management operations.

The Dual-Core Intel 64 Technology (Intel

Xeon® Processor 5100 Series support Intel® Extended Memory

EM64T) as an enhancement to Intel's IA-32 architecture. This enhancement allows the processor to execute operating systems and applications written to take advantage of the 64-bit extension technology. Further details on Intel Extended Memory 64 Technology and its programming model can be found in the 64- bit Extension Technology Software Developer's Guide at http://developer.intel.com/

technology/64bitextensions/.

In addition, the Dual-Core Intel

Xeon® Processor 5100 Series support the Execute Disable Bit functionality . When used in conjunction with a supporting operating system, Execute Disable allows memory to be marked as executable or non executable. This feature can prevent some classes of viruses that exploit buffer overrun vulnerabilities and can thus help improve the overall security of the system. Further details on Execute Disable can be found at http://www.in tel.com/cd/ids/developer/asmo-na/eng/

149308.htm.

The Dual-Core Intel

Xeon® Processor 5100 Series support Intel® Virtualization T echnology for hardw are-assisted virtualization within the processor. Intel Virtualization Technology is a set of hardware enhancements that can improve virtualization solutions. Intel Virtualization Technology is used in conjunction with Virtual Machine

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 11

Monitor software enabling multiple, independent software environments inside a single platform. Further details on Intel Virtualization Technology can be found at http://

developer.intel.com/technology/vt.

The Dual-Core Intel server and workstation systems. The Dual-Core Intel support a Dual Independent Bus (DIB) architecture with one processor on each bus, up to two processor sockets in a system. The DIB architecture provides improved performance by allowing increased FSB speeds and bandwidth. The Dual-Core Intel Xeon® Processor 5100 Series are packaged in an FC-LGA6 Land Grid Array package with 771 lands for improved power delivery. It utilizes a surface mount LGA771 socket that supports Direct Socket Loading (DSL).

Table 1-1. Dual-Core Intel

Xeon® Processor 5100 Series are intended for high performance

Xeon® Processor 5100 Series

Introduction

# of Processor

Cores

L1 Cache

32 KB instruction

32 KB data

L2 Advanced

Transfer Cache

4 MB shared

Front Side Bus

Frequencies

1333 MHz 1066 MHz

Package

FC-LGA6

771 Lands

The Dual-Core Intel® Xeon® Processor 5100 Series based platforms implement independent core voltage (VCC) power planes for each processor. FSB termination voltage (VTT) is shared and must connect to all FSB agents. The processor core voltage utilizes power delivery guidelines specified by VRM/EVRD 11.0 and its associated load line (see Voltage Regulator Module (VRM) and Enterprise Voltage Regulator-Down (EVRD) 11.0 Design Guidelines for further details). VRM/EVRD 11.0 will support the power requirements of all frequencies of the Dual-Core Intel

Xeon® Processor 5100

Series. Refer to the appropriate platform design guidelines for implementation details. The Dual-Core Intel® Xeon® Processor 5100 Series support 1333 MHz Front Side Bus

operation. The Dual-Core Intel® Xeon® Processor LV 5138 and Dual-Core Intel® Xeon® Processor LV 5128 support 1066MHz Front Side Bus operation. The FSB utilizes a split-transaction, deferred reply protocol and Source-Synchronous Transfer (SST) of address and data to improve performance. The processor transfers data four times per bus clock (4X data transfer rate, as in AGP 4X). Along with the 4X data bus, the address bus can deliver addresses two times per bus clock and is referred to as a ‘double-clocked’ or a 2X address bus. In addition, the Request Phase completes in one clock cycle. The FSB is also used to deliver interrupts.

Signals on the FSB use Assisted Gunning Transceiver Logic (AGTL+) level voltages.

Section 2.1 contains the electrical specifications of the FSB while implementation

details are fully described in the appropriate platform design guidelines (refer to

Section 1.3).

1.1 Terminology

A ‘#’ symbol after a signal name refers to an active low signal, indicating a signal is in the asserted state when driven to a low level. For example, when RESET# is low, a reset has been requested. Conversely, when NMI is high, a nonmaskable interrupt has occurred. In the case of signals where the name does not imply an active state but describes part of a binary sequence (such as address or data), the ‘#’ symbol implies that the signal is inverted. For example, D[3:0] = ‘HLHL’ refers to a hex ‘A’, and D[3:0]# = ‘LHLH’ also refers to a hex ‘A’ (H= High logic level, L= Low logic level).

Commonly used terms are explained here for clarification:

12 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Introduction

• Dual-Core Intel® Xeon® Processor 5100 Series – Intel 64-bit microprocessor intended for dual processor servers and workstations. The Dual-Core Intel® Xeon

Processor 5100 Series are based on Intel’s 65 nanometer process, in the FC-LGA6 package with two processor cores. For this document, “processor” is used as the generic term for the Dual-Core Intel® Xeon® Processor 5100 Series.

• Dual-Core Intel® Xeon® Processor LV 5148, Dual-Core Intel® Xeon® Processor LV 5138 and Dual-Core Intel® Xeon® Processor LV 5128- Intel 64-bit microprocessor intended for dual processor server blades and embedded servers requiring higher case temperatures. The Dual-Core Intel® Xeon® Processor LV 5148, Dual-Core Intel® Xeon® Processor LV 5138, and Dual-Core Intel® Xeon® Processor LV 5128 are lower voltage, lower power version of the Dual-Core Intel

Xeon® Processor 5100 Series. For this document “Dual-Core Intel® Xeon® Processor L V 5148/5138/5128” is used to call out specifications that are unique to the Dual-Core Intel® Xeon® Processor LV 5148/5138/5128 SKU.

• Dual-Core Intel® Xeon® Processor 5160- A performance optimized version of the Dual-Core Intel® Xeon® Processor 5100 Series. For this document “Dual-Core Intel® Xeon® Processor 5160” is used to call out specifications that are unique to the Dual-Core Intel® Xeon® Processor 5160 SKU.

• FC-LGA6 (Flip Chip Land Grid Array) Package – The Dual-Core Intel

Xeon

Processor 5100 Series package is a Land Grid Array, consisting of a processor core mounted on a pinless substrate with 771 lands, and includes an integrated heat spreader (IHS).

• LGA771 socket – The Dual-Core Intel® Xeon® Processor 5100 Series interfaces to the baseboard through this surface mount, 771 Land socket. See the LGA771 Socket Design Guidelines for details regarding this socket.

• Processor core – Processor core with integrated L1 cache. L2 cache and system bus interface are shared between the two cores on the die. All AC timing and signal integrity specifications are at the pads of the processor core.

• FSB (Front Side Bus) – The electrical interface that connects the processor to the chipset. Also referred to as the processor system bus or the system bus. All memory and I/O transactions as well as interrupt messages pass between the processor and chipset over the FSB.

• Dual Independent Bus (DIB) – A front side bus architecture with one processor on each bus, rather than a FSB shared between two processor agents. The DIB architecture provides improved performance by allowing increased FSB speeds and bandwidth.

• Flexible Motherboard Guidelines (FMB) – Are estimates of the maximum values the Dual-Core Intel

Xeon® Processor 5100 Series will have over certain time periods. The values are only estimates and actual specifications for future processors may differ.

• Functional Operation – Refers to the normal operating conditions in which all processor specifications, including DC, AC, FSB, signal quality, mechanical and thermal are satisfied.

• Storage Conditions – Refers to a non-operational state. The processor may be installed in a platform, in a tray , or loose. Processors may be sealed in packaging or exposed to free air. Under these conditions, processor lands should not be connected to any supply voltages, have any I/Os biased or receive any clocks. Upon exposure to “free air” (that is, unsealed packaging or a device removed from packaging material) the processor must be handled in accordance with moisture sensitivity labeling (MSL) as indicated on the packaging material.

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 13

Introduction

• Priority Agent – The priority agent is the host bridge to the processor and is typically known as the chipset.

• Symmetric Agent – A symmetric agent is a processor which shares the same I/O subsystem and memory array, and runs the same operating system as another processor in a system. Systems using symmetric agents are known as Symmetric Multiprocessing (SMP) systems.

• Integrated Heat Spreader (IHS) – A component of the processor package used to enhance the thermal performance of the package. Component thermal solutions interface with the processor at the IHS surface.

• Thermal Design Power – Processor thermal solutions should be designed to meet this target. It is the highest expected sustainable power while running known power intensive real applications. TDP is not the maximum power that the processor can dissipate.

•Intel

Extended Memory 64 Technology (Intel® EM64T) – An enhancement

to Intel's IA-32 architecture that allows the processor to execute operating systems and applications written to take advantage of the 64-bit extension technology. Further details on can be found in the 64-bit Extension Technology Software Developer's Guide at http://developer.intel.com/.

• Enhanced Intel SpeedStep

Technology (EIST) – Technology that provides

power management capabilities to servers and workstations.

• Platform Environment Control Interface (PECI) – A proprietary one-wire bus interface that provides a communication channel between Intel processor and chipset components to external thermal monitoring devices, for use in fan speed control. PECI communicates readings from the processor’s digital thermal sensor. PECI replaces the thermal diode available in previous processors.

• Intel

Virtualization Technology – Processor virtualization which when used in

conjunction with Virtual Machine Monitor software enables multiple, robust independent software environments inside a single platform.

• VRM (Voltage Regulator Module) – DC-DC converter built onto a module that interfaces with a card edge socket and supplies the correct voltage and current to the processor based on the logic state of the processor VID bits.

• EVRD (Enterprise Voltage Regulator Down) – DC-DC converter integrated onto the system board that provides the correct voltage and current to the processor based on the logic state of the processor VID bits.

• V

– The processor core power supply.

– The processor ground.

– FSB termination voltage. (Note: In some Intel processor EMTS documents,

is instead called V

CCP

1.2 State of Data

The data contained within this document is the most accurate information available by the publication date of this document. Values are subject to change prior to production.

1.3 References

Material and concepts available in the following documents may be beneficial when reading this document:

14 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Introduction

Document Intel Order Number

AP-485, Intel

Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1: Basic Architecture

Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A: Instruction Set Reference Manual A-M

Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2B: Instruction Set Reference Manual N-Z

Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A: System Programming Guide

Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B: System Programming Guide

Processor Identification and the CPUID Instruction 241618

253665 253666

253667 253668

253669

Intel® 64 and IA-32 Intel Architecture Optimization Reference Manual

Intel® 64 and IA-32 Architectures Software Developer’s Manual Documentation Changes

IA-32 Intel Developer's Manual Documentation Changes

Architecture and Intel® Extended Memory 64 Software

248966

252046

Intel® Extended Memory 64 Technology

• Volume I

• Volume 2

Virtualization Technology Specification for IA-32 Intel® Architecture C97063-002

Intel Dual-Core Intel Debug Port Design Guide for UP/DP Systems 313373 Voltage Regulator Module (VRM) and Enterprise Voltage Regulator-Down

(EVRD) 11.0 Design Guidelines

Xeon® Processor 5100 Series Specification Update 313356

300834 300835

EPS12V Power Supply Design Guide: A Server system Infrastructure (SSI) Specification for Entry Chassis Power Supplies

Entry-Level Electronics-Bay Specifications: A Server System Infrastructure (SSI) Specification for Entry Pedestal Servers and Workstations

Dual-Core Intel® Xeon® Processor 5100 Series Thermal/Mechanical Design Guidelines

Dual-Core Intel® Xeon® Processor LV 5138 in Embedded Applicataions Thermal/Mechanical Design Guidelines

Dual-Core Intel® Xeon® Processor 5100 Series Boundary Scan Descriptive Language (BSDL) Model

NEBS(TM) Requirements: Physical Protection (GR-63-CORE) http://telecom-

Electromagnetic Compatibility and Electrical Safety - Generic Criteria for Network Telecomminications Equipment (GR-1089-CORE)

Note: Contact your Intel representative for the latest revision of these documents.

www.ssiforum.org

313357

315225

www.intel.com/design/Xeon/

documentation.htm

info.telcordia.com

http://telecom-

info.telcordia.com

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 15

Introduction

16 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Electrical Specifications

2 Electrical Specifications

2.1 Front Side Bus and GTLREF

Most Dual-Core Intel® Xeon® Processor 5100 Series FSB signals uses Assisted Gunning Transceiver Logic (AGTL+) signaling technology. This technology provides improved noise margins and reduced ringing through low voltage swings and controlled edge rates. AGTL+ buffers are open-drain and require pull-up resistors to provide the high logic level and termination. AGTL+ output buffers differ from GTL+ buffers with the addition of an active PMOS pull-up transistor to “assist” the pull-up resistors during the first clock of a low-to-high voltage transition. Platforms implement a termination voltage level for AGTL+ signals defined as V power planes for each processor (and chipset), separate V necessary. This configuration allows for improved noise tolerance as processor frequency increases. Speed enhancements to data and address buses have made signal integrity considerations and platform design methods even more critical than with previous processor families. Design guidelines for the processor FSB are detailed in the appropriate platform design guidelines (refer to Section 1.3).

The AGTL+ inputs require reference voltages (GTLREF_DATA and GTLREF_ADD) which are used by the receivers to determine if a signal is a logical 0 or a logical 1. GTLREF_DATA is used for the 4X front side bus signaling group and GTLREF_ADD is used for the 2X and common clock front side bus signaling groups. Both GTLREF_DA TA and GTLREF_ADD must be generated on the baseboard. Refer to the applicable platform design guidelines for details. T ermination resistors (R provided on the processor silicon and are terminated to V resistors are always enabled on the Dual-Core Intel® Xeon® Processor 5100 Series to control reflections on the transmission line. Intel chipsets also provide on-die termination, thus eliminating the need to terminate the bus on the baseboard for most AGTL+ signals.

. Because platforms implement separate

and V

. The on-die termination

supplies are

) for AGTL+ signals are

Some FSB signals do not include on-die termination (R

) and must be terminated on

the baseboard. See Table 2-9 for details regarding these signals. The AGTL+ bus depends on incident wave switching. Therefore, timing calculations for

AGTL+ signals are based on flight time as opposed to capacitive deratings. Analog signal simulation of the FSB, including trace lengths, is highly recommended when designing a system. Contact your Intel Field Representative to obtain the processor signal integrity models, which includes buffer and package models.

2.2 Power and Ground Lands

For clean on-chip processor core power distribution, the processor has 223 VCC (power) and 273 V plane, while all V processor V Voltage IDentification (VID) signals. See Table 2-3 for VID definitions.

Twenty two lands are specified as V provides power to the I/O buffers. The platform must implement a separate supply for these lands which meets the V

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 17

(ground) inputs. All Vcc lands must be connected to the processor power

lands must be connected to the system ground plane. The

lands must be supplied with the voltage determined by the processor

, which provide termination for the FSB and

specifications outlined in Table 2-13.

2.3 Decoupling Guidelines

Due to its large number of transistors and high internal clock speeds, the Dual-Core

Intel swings between low and full power states. This may cause voltages on power planes to sag below their minimum values if bulk decoupling is not adequate. Larger bulk storage (C current demand by the component, such as coming out of an idle condition. Similarly, they act as a storage well for current when entering an idle condition from a running condition. Care must be taken in the baseboard design to ensure that the voltage provided to the processor remains within the specifications listed in Table 2-13. Failure to do so can result in timing violations or reduced lifetime of the component. For further information and guidelines, refer to the appropriate platform design guidelines.

Xeon® Processor 5100 Series are capable of generating large average current

), such as electrolytic capacitors, supply current during longer lasting changes in

BULK

Electrical Specifications

2.3.1 V

2.3.2 V

Decoupling

Vcc regulator solutions need to provide bulk capacitance with a low Effective Series Resistance (ESR), and the baseboard designer must assure a low interconnect resistance from the regulator (EVRD or VRM pins) to the LGA771 socket. Bulk decoupling must be provided on the baseboard to handle large current swings. The power delivery solution must insure the voltage and current specifications are met (as defined in Table 2-13). For further information regarding power delivery, decoupling and layout guidelines, refer to the appropriate platform design guidelines.

Decoupling

Bulk decoupling must be provided on the baseboard. Decoupling solutions must be sized to meet the expected load. To insure optimal performance, various factors associated with the power delivery solution must be considered including regulator type, power plane and trace sizing, and component placement. A conservative decoupling solution consists of a combination of low ESR bulk capacitors and high frequency ceramic capacitors. For further information regarding power delivery, decoupling and layout guidelines, refer to the appropriate platform design guidelines.

2.3.3 Front Side Bus AGTL+ Decoupling

The Dual-Core Intel® Xeon® Processor 5100 Seriesintegrates signal termination on the die, as well as a portion of the required high frequency decoupling capacitance on the processor package. However, additional high frequency capacitance must be added to the baseboard to properly decouple the return currents from the FSB. Bulk decoupling must also be provided by the baseboard for proper AGTL+ bus operation. Decoupling guidelines are described in the appropriate platform design guidelines.

2.4 Front Side Bus Clock (BCLK[1:0]) and Processor Clocking

BCLK[1:0] directly controls the FSB interface speed as well as the core frequency of the processor. As in previous processor generations, the Dual-Core Intel 5100 Series core frequency is a multiple of the BCLK[1:0] frequency . The processor bus ratio multiplier is set during manufacturing. The default setting is for the maximum speed of the processor. It is possible to override this setting using software (see the Conroe and Woodcrest Processor Family BIOS Writer’s Guide). This permits operation at lower frequencies than the processor’s tested frequency.

18 Dual-Core Intel

Xeon® Processor

Xeon® Processor 5100 Series Datasheet

Electrical Specifications

The processor core frequency is configured during reset by using values stored internally during manufacturing. The stored value sets the highest bus fraction at which the particular processor can operate. If lower speeds are desired, the appropriate ratio can be configured via the CLOCK_FLEX_MAX MSR. For details of operation at core frequencies lower than the maximum rated processor speed, refer to the Conroe and

Woodcrest Processor Family BIOS Writer’s Guide.

Clock multiplying within the processor is provided by the internal phase locked loop (PLL), which requires a constant frequency BCLK[1:0] input, with exceptions for spread spectrum clocking. The Dual-Core Intel

Xeon® Processor 5100 Series utilizes

differential clocks. Details regarding BCLK[1:0] driver specifications are provided in the

CK410B Clock Synthesizer/Driver Design Guidelines. Table 2-1 contains processor core

frequency to FSB multipliers and their corresponding core frequencies.

Table 2-1. Core Frequency to FSB Multiplier Configuration

Core Frequency to

FSB Multiplier

1/6 1.60 GHz 5110 1, 2, 3, 4 1/7 1.86 GHz 5120/5128 1, 2, 3 1/8 2.13 GHz 5138 1, 2, 3

Core Frequency with

266 MHz FSB Clock

Processor Notes

Core Frequency to

FSB Multiplier

1/6 2.0 GHz 5130 1, 2, 3, 4 1/7 2.33 GHz 5140/5148 1, 2, 3 1/8 2.66 GHz 5150 1, 2, 3 1/9 3.0 GHz 5160 1, 2, 3

Notes:

1. Listed frequencies illustrate clock frequency multipliers and are not necessarily committed production frequencies for 40 W, 65 W or 80 W versions of Dual-Core Intel

2. Individual processors operate only at or below the frequency marked on the package.

3. For valid processor core frequencies, refer to the Dual-Core Intel Specification Update.

4. The lowest bus ratio supported by the Dual-Core Intel

Core Frequency with

333 MHz FSB Clock

Processor Notes

Xeon® Processor 5100 Series.

Xeon® Processor 5100 Series

Xeon® Processor 5100 Seriesis 1/6.

2.4.1 Front Side Bus Frequency Select Signals (BSEL[2:0])

Upon power up, the FSB frequency is set to the maximum supported by the individual processor. BSEL[2:0] are CMOS outputs which must be pulled up to V to select the FSB frequency. Please refer to Table 2-16 for DC specifications. Table 2-2 defines the possible combinations of the signals and the frequency associated with each combination. The frequency is determined by the processor(s), chipset, and clock synthesizer. All FSB agents must operate at the same core and FSB frequency. See the appropriate platform design guidelines for further details.

Table 2-2. BSEL[2:0] Frequency Tab le (Sheet 1 of 2)

BSEL2 BSEL1 BSEL0 Bus Clock Frequency

0 0 0 266.666 MHz 001 Reserved 010 Reserved 011 Reserved 1 0 0 333.333 MHz

, and are used

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 19

Table 2-2. BSEL[2:0] Frequency Table (Sheet 2 of 2)

BSEL2 BSEL1 BSEL0 Bus Clock Frequency

1 0 1 Reserved 1 1 0 Reserved 1 1 1 Reserved

2.4.2 PLL Power Supply

Electrical Specifications

An on-die PLL filter solution is implemented on the Dual-Core Intel® Xeon® Processor 5100 Series. The V

input is used for this configuration in Dual-Core Intel® Xeon

CCPLL

Processor 5100 Series based platforms. Please refer to Table 2-13 for DC specifications. Refer to the appropriate platform design guidelines for decoupling and routing guidelines.

2.5 Voltage Identification (VID)

The Voltage Identi fication (VID) s pecification for the Dual-Core Intel® Xeon® Processor 5100 Series is defined by the Voltage Regulator Module (VRM) and Enterprise Voltage Regulator-Down (EVRD) 11.0 Design Guidelines. The voltage set by the VID signals is the reference VR output voltage to be delivered to the processor Vcc pins. VID signals are open drain outputs, which must be pulled up to V the DC specifications for these signals. A voltage range is provided in Table 2-13 and changes with frequency. The specifications have been set such that one voltage regulator can operate with all supported frequencies.

Individual processor VID values may be calibrated during manufacturing such that two devices at the same core frequency may have different default VID settings. This is reflected by the VID range values provided in Table 2-3.

The Dual-Core Intel signals, VID[6:1], to support automatic selection of power supply voltages. Table 2-3 specifies the voltage level corresponding to the state of VID[6:1]. A ‘1’ in this table refers to a high voltage level and a ‘0’ refers to a low voltage level. The definition provided in Table 2-3 is not related in any way to previous Intel voltage regulator designs. If the processor socket is empty (VID[6:1] = 111111), or the voltage regulation circuit cannot supply the voltage that is requested, the voltage regulator must disable itself. See the Voltage Regulator Module (VRM) and Enterprise Voltage Regulator-Down (EVRD) 11.0 Design Guidelines for further details.

Xeon® Processor 5100 Series uses six voltage identification

. Please refer to Table 2-16 for

Xeon® processors or

Although the Voltage Regulator Module (VRM) and Enterprise Voltage Regulator-Down (EVRD) 11.0 Design Guidelines defines VID[7:0], VID[7] and VID[0] are not used on the Dual-Core Intel

The Dual-Core Intel transitioning to an adjacent VID and its associated processor core voltage (V will represent a DC shift in the load line. It should be noted that a low-to-high or highto-low voltage state change may result in as many VID transitions as necessary to reach the target core voltage. Transitions above the specified VID are not permitted.

Table 2-13 includes VID step sizes and DC shift ranges. Minimum and maximum

voltages must be maintained as shown in Table 2-14 and Table 2-2. The VRM or EVRD utilized must be capable of regulating its output to the value defined

by the new VID. DC specifications for dynamic VID transitions are included in

Table 2-13 and Table 2-14.

20 Dual-Core Intel

Xeon® Processor 5100 Series.

Xeon® Processor 5100 Series provides the ability to operate while

). This

Xeon® Processor 5100 Series Datasheet

Electrical Specifications

Power source characteristics must be guaranteed to be stable whenever the supply to the voltage regulator is stable.

Table 2-3. Voltage Identification Definition

VID6

VID5

VID4

400 mV

200

100

VID3

50 mV

25 mV

1 1 1 1 0 1 0.8500 0 1 1 1 1 0 1.2375 1 1 1 1 0 0 0.8625 0 1 1 1 0 1 1.2500 1 1 1 0 1 1 0.8750 0 1 1 1 0 0 1.2625 1 1 1 0 1 0 0.8875 0 1 1 0 1 1 1.2750 1 1 1 0 0 1 0.9000 0 1 1 0 1 0 1.2875 1 1 1 0 0 0 0.9125 0 1 1 0 0 1 1.3000 1 1 0 1 1 1 0.9250 0 1 1 0 0 0 1.3125 1 1 0 1 1 0 0.9375 0 1 0 1 1 1 1.3250 1 1 0 1 0 1 0.9500 0 1 0 1 1 0 1.3375 1 1 0 1 0 0 0.9625 0 1 0 1 0 1 1.3500 1 1 0 0 1 1 0.9750 0 1 0 1 0 0 1.3625 1 1 0 0 1 0 0.9875 0 1 0 0 1 1 1.3750 1 1 0 0 0 1 1.0000 0 1 0 0 1 0 1.3875 1 1 0 0 0 0 1.0125 0 1 0 0 0 1 1.4000 1 0 1 1 1 1 1.0250 0 1 0 0 0 0 1.4125 1 0 1 1 1 0 1.0375 0 0 1 1 1 1 1.4250 1 0 1 1 0 1 1.0500 0 0 1 1 1 0 1.4375 1 0 1 1 0 0 1.0625 0 0 1 1 0 1 1.4500 1 0 1 0 1 1 1.0750 0 0 1 1 0 0 1.4625 1 0 1 0 1 0 1.0875 0 0 1 0 1 1 1.4750 1 0 1 0 0 1 1.1000 0 0 1 0 1 0 1.4875 1 0 1 0 0 0 1.1125 0 0 1 0 0 1 1.5000 1 0 0 1 1 1 1.1250 0010001.5125 1 0 0 1 1 0 1.1375 0001111.5250 1 0 0 1 0 1 1.1500 0001101.5375 1 0 0 1 0 0 1.1625 0001011.5500 1 0 0 0 1 1 1.1750 0001001.5625 1 0 0 0 1 0 1.1875 0000111.5750 1 0 0 0 0 1 1.2000 0000101.5875 1 0 0 0 0 0 1.2125 0000011.6000 0 1 1 1 1 1 1.2250 000000OFF

VID2

VID1

12.5 mV

CC_MAX

VID6

400

VID5

200 mV

VID4

100

VID3

50 mV

VID2

25 mV

VID1

12.5 mV

CC_MAX

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 21

Electrical Specifications

Table 2-4. Voltage Identification Definition

VID5

VID4

VID3

VID2

HEX

VID6

400

200

100

VID1

12.5 mV

CC_MAX

HEX

7A111101 0.8500 3C 0 1 1 1 1 0 1.2375 7811110 7611101 7411101 7211100 7011100 6E11011 6C11011 6A11010

0 0.8625 3A 0 1 1 1 0 1 1.2500 1 0.8750 38 0 1 1 1 0 0 1.2625 0 0.8875 360110111.2750 1 0.9000 340110101.2875 0 0.9125 320110011.3000 1 0.9250 300110001.3125 0 0.9375 2E0101111.3250

1 0.9500 2C0101101.3375 68 1 1 0 1 0 0 0.9625 2A0101011.3500 66 1 1 0 0 1 1 0.9750 280101001.3625 64 1 1 0 0 1 0 0.9875 260100111.3750 62 1 1 0 0 0 1 1.0000 240100101.3875 60 1 1 0 0 0 0 1.0125 220100011.4000 5E 1 0 1 1 1 1 1.0250 200100001.4125 5C 1 0 1 1 1 0 1.0375 1E0011111.4250 5A 1 0 1 1 0 1 1.0500 1C0011101.4375 58 1 0 1 1 0 0 1.0625 1A0011011.4500 56 1 0 1 0 1 1 1.0750 180011001.4625 54 1 0 1 0 1 0 1.0875 160010111.4750 52 1 0 1 0 0 1 1.1000 140010101.4875 50 1 0 1 0 0 0 1.1125 120010011.5000 4E 1 0 0 1 1 1 1.1250 100010001.5125 4C 1 0 0 1 1 0 1.1375 0E0001111.5250 4A 1 0 0 1 0 1 1.1500 0C0001101.5375 48 1 0 0 1 0 0 1.1625 0A0001011.5500 46 1 0 0 0 1 1 1.1750 080001001.5625 44 1 0 0 0 1 0 1.1875 060000111.5750 42 1 0 0 0 0 1 1.2000 040000101.5875 40 1 0 0 0 0 0 1.2125 020000011.6000 3E 0 1 1 1 1 1 1.2250 00000000OFF

VID6

400

VID5

200

VID4

100

VID3

VID2

VID1

12.5 mV

CC_MAX

Notes:

1. When the “111111” VID pattern is observed, the voltage regulator output should be disabled.

2. Shading denotes the expected VID range of the Dual-Core Intel

3. The VID range includes VID transitions that may be initiated by thermal events, assertion of the FORCEPR# signal (see

Section 6.2.1.2), Extended HALT state transitions (see Section 7.2.2), or Enhanced Intel SpeedStep

(see Section 7.3). The Extended HALT state must be enabled for the processor to remain within its specifications.

4. Once the VRM/EVRD is operating after power-up, if either the Output Enab le signal is de-asserte d or a specific VID off code is received, the VRM/EVRD must turn off its output (the output should go to high impedance) within 500 ms and latch off until power is cycled. Refer to Voltage Regulator Module (VRM) and Enterprise Voltage Regulator-Down (EVRD) 11.0 Design Guidelines.

22 Dual-Core Intel

Xeon® Processor 5100 Series.

Xeon® Processor 5100 Series Datasheet

Technology transitions

Electrical Specifications

Table 2-5. Loadline Selection Truth Table for LL_ID[1:0]

LL_ID1 LL_ID0 Description

00Reserved 01Dual-Core Intel 10Reserved 11Reserved

Note: The LL_ID[1:0] signals are used to select the correct loadline slope for the processor.

Xeon® Processor 5100 Series

Table 2-6. Market Segment Selection Truth Table for MS_ID[1:0]

MS_ID1 MS_ID0 Description

00Reserved 01Dual-Core Intel 10Reserved 11Reserved

Note: The MS_ID[1:0] signals are provided to indicate the Market Segment for the processor and may be

used for future processor compatibility or for keying.

Xeon® Processor 5100 Series

2.6 Reserved or Unused Signals

All Reserved signals must remain unconnected. Connection of these signals to VCC, VTT,

, or to any other signal (including each other) can result in component malfunction

or incompatibility with future processors. See Section 4 for a land listing of the processor and the location of all Reserved signals.

For reliable operation, always connect unused inputs or bidirectional signals to an appropriate signal level. Unused active high inputs, should be connected through a resistor to ground (V interfere with some TAP functions, complicate debug probing, and prevent boundary scan testing. A resistor must be used when tying bidirectional signals to power or ground. When tying any signal to power or ground, a resistor will also allow for system testability. Resistor values should be within ± 20% of the impedance of the baseboard trace for FSB signals, unless otherwise noticed in the appropriate platform design guidelines. For unused AGTL+ input or I/O signals, use pull-up resistors of the same value as the on-die termination resistors (R

Some TAP, CMOS Asynchronous inputs and CMOS Asynchronous outputs do not include on-die termination. Inputs and utilized outputs must be terminated on the baseboard. Unused outputs may be terminated on the baseboard or left unconnected. Note that leaving unused outputs unterminated may interfere with some TAP functions, complicate debug probing, and prevent boundary scan testing. Signal termination for these signal types is discussed in the appropriate platform design guidelines.

Each of the TESTHI signals must be tied to the processor V matched resistor, where a matched resistor has a resistance value within ± 20% of the impedance of the board transmission line traces. F or example, if the trace impedance is 50 Ω, then a value between 40 Ω and 60 Ω is required.

). Unused outputs can be left unconnected; however, this may

individually using a

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 23

2.7 Front Side Bus Signal Groups

The FSB signals have been combined into groups by buffer type. AGTL+ input signals have differential input buffers, which use GTLREF_DA TA and GTLREF_ADD as reference levels. In this document, the term “AGTL+ Input” refers to the AGTL+ input group as well as the AGTL+ I/O group when receiving. Similarly, “AGTL+ Output” refers to the AGTL+ output group as well as the AGTL+ I/O group when driving. AGTL+ asynchronous outputs can become active anytime and include an active PMOS pull-up transistor to assist during the first clock of a low-to-high voltage transition.

With the implementation of a source synchronous data bus comes the need to specify two sets of timing parameters. One set is for common clock signals whose timings are specified with respect to rising edge of BCLK0 (ADS#, HIT#, HITM#, and so forth) and the second set is for the source synchronous signals which are relative to their respective strobe lines (data and address) as well as rising edge of BCLK0. Asynchronous signals are still present (A20M#, IGNNE#, and so forth) and can become active at any time during the clock cycle. Table 2-7 identifies which signals are common clock, source synchronous and asynchronous.

Table 2-7. FSB Signal Groups

Signal Group Type Signals

AGTL+ Common Clock Input Synchronous to BCLK[1:0] BPRI#, DEFER#, RESET#, RS[2:0]#, RSP#,

AGTL+ Common Clock Output Synchronous to BCLK[1:0] BPM4#, BPM[2:1]# AGTL+ Common Clock I/O Synchronous to BCLK[1:0] ADS#, AP[1:0]#, BINIT#

AGTL+ Source Synchronous I/OSynchronous to assoc.

strobe

Electrical Specifications

TRDY#;

BPM3#, BPM0#, BR[1:0]#, DBSY#, DP[3:0]#, DRDY#, HIT#

REQ[4:0]#,A[16:3]#ADSTB0#

, HITM#2, LOCK#, MCERR#

Signals Associated Strobe

, BNR#2, BPM5#,

A[35:17]# ADSTB1# D[15:0]#, DBI0# DSTBP0#, DSTBN0# D[31:16]#, DBI1# DSTBP1#, DSTBN1# D[47:32]#, DBI2# DSTBP2#, DSTBN2# D[63:48]#, DBI3# DSTBP3#, DSTBN3#

AGTL+ Strobes I/O Synchronous to BCLK[1:0] ADSTB[1:0]#, DSTBP[3:0]#, DSTBN[3:0]# Open Drain Output Asynchronous FERR#/PBE#, IERR#, PROCHOT#,

CMOS Asynchronous Input Asynchronous A20M#, FORCEPR#, IGNNE#, INIT#, LINT0/

CMOS Asynchronous Output Asynchronous BSEL[2:0], VID[6:1] FSB Clock Clock BCLK[1:0] TAP Input Synchronous to TCK TCK, TDI, TMS, TRST# TAP Output Synchronous to TCK TDO Power/Other Power/Other GTLREF_ADD_MID, GTLREF_ADD_END,

24 Dual-Core Intel

THERMTRIP#

INTR , LINT1/NMI, PWRGOOD , SMI#, STPCLK#,

GTLREF_DATA_MID, GTLREF_DATA_END, LL_ID[1:0], MS_ID[1:0], PECI, RESERVED, SKTOCC#, TESTHI[11:0], TESTIN1, TESTIN2, VCC, VCC_DIE_SENSE, VCC_DIE_SENSE2, VCCPLL, VID_SELECT, VSS_DIE_SENSE, VSS_DIE_SENSE2, VSS, VTT, VTT_OUT, VTT_SEL

Xeon® Processor 5100 Series Datasheet

Electrical Specifications

Notes:

1. Refer to Section 5 for signal descriptions.

2. These signals may be driven simultaneously by multiple agents (Wired-OR).

Table 2-9 outlines the signals which include on-die termination (RTT). Table 2-9 outlines

non AGTL+ signals including open drain signals. Table 2-10 provides signal reference voltages.

Table 2-8. AGTL+ Signal Description Table

AGTL+ signals with R

A[35:3]#, ADS#, ADSTB[1:0]#, AP[1:0]#, BINIT#, BNR#, BPRI#, D[63:0]#, DBI[3:0]#, DBSY#, DEFER#, DP[3:0]#, DRDY#, DSTBN[3:0]#, DSTBP[3:0]#, HIT#, HITM#, LOCK#, MCERR#, REQ[4:0]#, RS[2:0]#, RSP#

Table 2-9. Non AGTL+ Signal Description Table

Signals with R

FORCEPR#1, PROCHOT#

Note:

1. Signals that have RTT in the package with 50 Ω pullu p to V

Table 2-10. Signal Reference Voltages

GTLREF CMOS

A[35:3]#, ADS#, ADSTB[1:0]#, AP[1:0]#, BINIT#, BNR#, BPM[5:0]#, BPRI#, BR[1:0]#, D[63:0]#, DBI[3:0]#, DBSY#, DEFER#, DP[3:0]#, DRDY#, DSTBN[3:0]#, DSTBP[3:0]#, FORCEPR#, HIT#, HITM#, LOCK#, MCERR#, RESET#, REQ[4:0]#, RS[2:0]#, RSP#, TRDY#

AGTL+ signals with no R

BPM[5:0]#, RESET#

Signals with no R

A20M#, BCLK[1:0], BSEL[2:0], FERR#/PBE#, GTLREF_ADD, GTLREF_DATA, IERR#, IGNNE#, INIT#, LINT0/INTR, LINT1/NMI, LL_ID[1:0], MS_ID[1:0], PECI, PWRGOOD, SKTOCC#, SMI#, STPCLK#, TCK, TDI, TDO, TESTHI[11:0], THERMTRIP#, TMS, TRDY#, TRST#, VCC_DIE_SENSE, VCC_DIE_SENSE2, VID[6:1], VID_SELECT, VSS_DIE_SENSE, VSS_DIE_SENSE2, VTT_SEL

A20M#, LINT0/INTR, LINT1/NMI, IGNNE#, INIT#, PWRGOOD, SMI#, STPCLK#, TCK, TDI, TMS, TRST#

2.8 CMOS Asynchronous and Open Drain Asynchronous Signals

Legacy input signals such as A20M#, IGNNE#, INIT#, SMI#, and STPCLK# utilize CMOS input buffers. Legacy output signals such as FERR#/PBE#, IERR#, PROCHOT#, and THERMTRIP# utilize open drain output buffers. All of the CMOS and Open Drain signals are required to be asserted/deasserted for at least eight BCLKs in order for the processor to recognize the proper signal state. See Chapter 6 for additional timing requirements for entering and leaving the low power states.

2.9 Test Access Port (TAP) Connection

Due to the voltage levels supported by other components in the Test Access Port (TAP) logic, it is recommended that the processor(s) be first in the TAP chain and followed by any other components within the system. A translation buffer should be used to connect to the rest of the chain unless one of the other components is capable of

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 25

Electrical Specifications

accepting an input of the appropriate voltage. Similar considerations must be made for TCK, TMS, TDO, and TRST#. Two copies of each signal may be required with each driving a different voltage level.

2.10 Platform Environmental Control Interface (PECI) DC Specifications

The release of the Dual-Core Intel® Xeon® Processor 5100 Series marks the transition from thermal diodes to digital thermal sensors for fan speed control. Digital Thermal Sensors (DTS) are on-die, analog-to-digital temperature converters calibrated at the factory for reasonable accuracy to provide a digital representation of relative processor temperature. Data from the DTS are processed and stored in a processor register, which is queried through the Platform Environment Control Interface (PECI). PECI is a proprietary one-wire bus interface that provides a communication channel between Intel processor and chipset components to external thermal monitoring devices. More detailed information may be found in Section 6.3.

2.10.1 DC Characteristics

A PECI device interface operates at a nominal voltage set by VTT. The set of DC electrical specifications shown in Table 2-11 is used with devices normally operating from a V PECI devices will operate at the VTT level determined by the processor installed in the system. For specific nominal V

interface supply . VTT nominal levels will vary between processor families. All

levels, refer to the appropriate processor EMTS.

Table 2-11. PECI DC Electrical Limits

Symbol Definition and Conditions Min Max Units Notes

hysteresis

source

sink

leak+

leak-

bus

noise

Note:

1. V

2. The leakage specification applies to powered devices on the PECI bus.

supplies the PECI interface. PECI behavior does not affect VTT min/max specifications.

Input Voltage Range -0.150 VTT + 0.150 V

Negative-edge threshold

Positive-edge threshold

High level output source

Low level output sink

High impedance state

High impedance leakage

Bus capacitance N/A 10 pF

Signal noise immunity

above 300 MHz

Hysteresis 0.1 * V

voltage

= 0.75 * VTT)

= 0.25 * VTT)

leakage to V

= VOL)

leak

0.275 * V

0.550 * V

to GND

= VOH)

leak

0.1 * V

N/A V

0.500 * V

0.725 * V

-6.0 N/A mA

0.5 1.0 mA

N/A 50 µA 2

N/A 10 µA 2

N/A V

p-p

26 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Electrical Specifications

2.10.2 Input Device Hysteresis

The input buffers in both client and host models must use a Schmitt-triggered input design for improved noise immunity. Use Figure 2-1 as a guide for input buffer design.

Figure 2-1. Input Device Hysteresis

Maximum V

Minimum V

Maximum V

Minimum V

PECI High Range

PECI Low Range

Minimum Hysteresis

Valid Input Signal Range

PECI Ground

2.11 Mixing Processors

Intel supports and validates dual processor configurations only in which both processors operate with the same FSB frequency , core frequency, power segments, and have the same internal cache sizes. Mixing components operating at different internal clock frequencies is not supported and will not be validated by Intel. Combining processors from different power segments is also not supported.

Note: Processors within a system must operate at the same frequency per bits [12:8] of the

CLOCK_FLEX_MAX MSR; however this does not apply to frequency transitions initiated due to thermal events, Extended HALT, Enhanced Intel SpeedStep transitions, or assertion of the FORCEPR# signal (See Chapter 6).

Technology

Not all operating systems can support dual processors with mixed frequencies. Mixing processors of different steppings but the same model (as per CPUID instruction) is supported. Details regarding the CPUID instruction are provided in the Intel Processor Identification and the CPUID Instruction application note.

2.12 Absolute Maximum and Minimum Ratings

Table 2-12 specifies absolute maximum and minimum ratings only, which lie outside

the functional limits of the processor. Only within specified operation limits, can functionality and long-term reliability be expected.

At conditions outside functional operation condition limits, but within absolute maximum and minimum ratings, neither functionality nor long-term reliability can be expected. If a device is returned to conditions within functional operation limits after having been subjected to conditions outside these limits, but within the absolute maximum and minimum ratings, the device may be functional, but with its lifetime degraded depending on exposure to conditions exceeding the functional operation condition limits.

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 27

At conditions exceeding absolute maximum and minimum ratings, neither functionality nor long-term reliability can be expected. Moreover, if a device is subjected to these conditions for any length of time then, when returned to conditions within the functional operating condition limits, it will either not function or its reliability will be severely degraded.

Although the processor contains protective circuitry to resist damage from static electric discharge, precautions should always be taken to avoid high static voltages or

electric fields.

Table 2-12. Processor Absolute Maximum Ratings

Symbol Parameter Min Max Unit Notes

CASE

STORAGE

Notes:

1. For functional operation, all processor el ectrical, sign al quality, mechanical and thermal specifications must

be satisfied.

2. Overshoot and undershoot voltage guidelines for input, output, and I/O signals are outlined in Section 3.

Excessive overshoot or undershoot on any signal will likely result in permanent damage to the processor.

3. Storage temperature is applicable to storage conditions only. In this scenario, the processor must not

receive a clock, and no lands can be connected to a voltage bias. Storage within these limits will not affect the long-term reliability of the device. For functional operation, please refer to the processor case temperature specifications.

4. This rating applies to the processor and does not include any tray or packaging.

5. Failure to adhere to this specification can affect the long-term reliability of the processor.

Core voltage with respect to VSS -0.30 1.55 V FSB termination voltage with respect to V Processor case temperature See

Storage temperature -40 85 °C 3, 4, 5

-0.30 1.55 V

Chapter 6

Electrical Specifications

See

Chapter 6

1, 2

°C

28 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Electrical Specifications

2.13 Processor DC Specifications

The processor DC specifications in this section are defined at the processor core (pads) unless noted otherwise. See Section 4-1 for the Dual-Core Intel

Xeon® Processor 5100 Series land listings and Section 5.1 for signal definitions. Voltage and current specifications are detailed in Table 2-13. For platform planning refer to Table 2-14, which provides VCC static and transient tolerances. This same information is presented graphically in Figure 2-4.

The DC specifications for the AGTL+ signals are listed in Table 2-15. Legacy signals and Test Access Port (TAP) signals follow DC specifications similar to CMOS. The DC specifications for the PWRGOOD input and TAP signal group are listed in Table 2-16.

Table 2-13 through Table 2-18 list the DC specifications for the processor and are valid

only while meeting specifications for case temperature (T

“Thermal Specifications”), clock frequency, and input voltages. Care should be taken to

read all notes associated with each parameter.

Table 2-13. Voltage and Current Specifications (Sheet 1 of 2)

Symbol Parameter Min Typ Max Unit

VID B2 step VID range 1.0000 1.5000 V VID G0 step VID range 0.8500 1.5000 V V

CC_BOOT

VID_STEP

VID_SHIFT

CCPLL

CC_RESET

VCC for processor core See Table 2-14 and Figure 2-4 V 2, 3, 4, 6,

Default VCC Voltage for initial power up

VID step size during a transition

Total allowable DC load line shift from VID steps

FSB termination voltage (DC + AC specification)

PLL supply voltage (DC + AC specification)

ICC for Dual-Core Intel® Xeon® Processor LV 5148/ 5138/5128 core with multiple VID

ICC for Dual-Core Intel Xeon® Processor 5100 Series core with multiple VID

ICC for Dual-Core Intel® Xeon® Processor 5160 core with multe VID

I Intel® Xeon® Processor LV 5148/5138/5128 core with multiple VID

I Intel Series core with multiple VID

I Intel® Xeon® Processor 5160 core with multiple VID

FSB termination current 4.60 A 16

for Dual-Core

CC_RESET

for Dual-Core

CC_RESET

Xeon® Processor 5100

for Dual-Core

CC_RESET

1.14 1.20 1.26 V 9, 14

1.455 1.500 1.605 V

1.10 V 2

as specified in Chapter 6,

CASE

± 12.5 mV

450 mV 11

45 A 4, 5, 6, 10

75 A 4, 5, 6, 10

90 A 4, 5, 6, 10

45 A 7

75 A 7

90 A 7

Notes

1,13

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 29

Table 2-13. Voltage and Current Specifications (Sheet 2 of 2)

Electrical Specifications

Symbol Parameter Min Typ Max Unit

CC_TDC

ICC for VTT supply before VCC stable

for VTT supply after VCC

stable Thermal Design Current

(TDC) Dual-Core Intel® Xeon® Processor LV 5148/ 5138/5128

Thermal Design Current (TDC) Dual-Core Intel Xeon® Processor 5100

4.5

4.6

35 A 6,15

60 A 6,15

Series

CC_TDC

Thermal Design Current (TDC) Dual-Core Intel®

70 A 6,15

Xeon® Processor 5160

CC_VTT_OUT

CC_GTLREF

CC_VCCPLL

TCC

DC current that may be drawn from V

ICC for GTLREF_DATA and GTLREF_ADD

TT_OUT

per land

ICC for PLL supply 130 mA 13 I

for Dual-Core Intel®

Xeon® Processor LV 5148/ 5138/5128 during active thermal control circuit (TCC)

for Dual-Core Intel

Xeon® Processor 5100 Series during active thermal control circuit (TCC)

for Dual-Core Intel®

Xeon® Processor 5160 during active thermal control

580 mA 17

200 µA 8

45 A

65 A

90 A

circuit (TCC)

Notes

1,13

A16

Notes:

1. Unless otherwise noted, all specifications in this table apply to all processors and are based on estimates

and simulations, not empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.

2. These voltages are targets only. A variable voltage source should exist on systems in the event that a

different voltage is required. See Section 2.5 for more information.

3. The voltage specification requirements are m eas ured across the VCC_DIE_SENSE and VSS_DIE_SENSE

lands and across the VCC_DIE_SENSE2 and VSS_DIE_SENSE2 lands with an oscilloscope set to 100 MHz bandwidth, 1.5 pF maximum probe capacitance, and 1 MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ens ure e xter nal no ise from the s yste m is not coupled in the scope probe.

4. The processor must not be subjected to any static V

particular current. Failure to adhere to this specification can shorten processor lifetime.

5. I

6. I

7. This specification represents the total current for GTLREF_DATA and GTLREF_ADD.

8. V

9. Minimum VCC and maximum ICC are specified at the maximum processor case temperature (TCASE)

10. This specification refers to the total reduction of the load line due to VID transitions below the specified

11. Individual processor VID values may be calibrated du ring manufacturing such that t wo devices at the same

12. This specification applies to the VCCPLL land.

13. Baseboard bandwidth is limited to 20 MHz.

specification is based on maximum V

CC_MAX

to 10 ms.

measured at the land.

is specified while PWRGOOD and RESET# are asserted.

CC_RESET

must be provided via a separate voltage source and must not be connected to VCC. This specification is

shown in Figure 6-1. VID. frequency may have different VID settings.

level that exceeds the V

loadline The processor is capable of drawing I

30 Dual-Core Intel

associated with any

CC_MAX

Xeon® Processor 5100 Series Datasheet

for up

Electrical Specifications

14. I

15. This is the maximum total current drawn from the V

16. I

is the sustained (DC equivalent) current that the processor is capable of drawing indefinitely and

CC_TDC

should be used for the voltage regulator temperature assessment. The voltage regulator is responsible for monitoring its temperature and asserting the necessary signal to inform the processor of a thermal excursion. Please see the applicable design guidelines for further details. The processor is capable of drawing I over various time durations. This parameter is based on design characterization and is not tested.

specification does not include the current coming from on-board termination (R Refer to the appropriate platform design guide and the Voltage Regulator Design Guidelines to determine the total I

CC_VTT_OUT

indefinitely. Refer to Figure 2-1 for further details on the average processor current draw

CC_TDC

plane by only one processor with RTT enabled. This

drawn by the system. This parameter is based on design characterization and is not tested.

is specified at 1.2 V.

), through the signal line.

Figure 2-2. Dual-Core Intel® Xeon® Processor LV 5148/5138/5128 Processor Load

Current versus Time

46 45 44 43 42 41 40 39 38

Sustained Current (A)

37 36 35 34

0.01 0.1 1 10 100 1000

Time Duration, (s)

Notes:

1.Processor or Voltage Regulator thermal protection circuitry should not trip for load currents greater then Icc_TDC.

2.Not 100% tested. Specified by design characterization.

Figure 2-3. Dual-Core Intel® Xeon® Processor 5100 Series Load Current versus Time

Sustained Current (A)

0.01 0.1 1 1 0100 1000

Ti me Duration (s)

Notes:

1. Processor or Voltage Regulator thermal protection circuitry should not trip for load currents greater than I

CC_TDC

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 31

Electrical Specifications

2. Not 100% tested. Specified by design characterization.

Figure 2-4. Dual-Core Intel® Xeon® Processor 5160 Load Current versus Time

Sustained Current (A)

0.01 0.1 1 1 0100 1000

Time Duration (s)

Notes:

1. Processor or Voltage Regulator thermal protection circuitry should not trip for load currents greater than

2. Not 100% tested. Specified by design characterization.

CC_TDC

Table 2-14. VCC Static and Transient Tolerance

ICC (A) V

0 VID - 0.000 VID - 0.015 VID - 0.030 1, 2, 3

5 VID - 0.006 VID - 0.021 VID - 0.036 1, 2, 3 10 VID - 0.013 VID - 0.028 VID - 0.043 1, 2, 3 15 VID - 0.019 VID - 0.034 VID - 0.049 1, 2, 3 20 VID - 0.025 VID - 0.040 VID - 0.055 1, 2, 3 25 VID - 0.031 VID - 0.046 VID - 0.061 1, 2, 3 30 VID - 0.038 VID - 0.053 VID - 0.068 1, 2, 3 35 VID - 0.044 VID - 0.059 VID - 0.074 1, 2, 3 40 VID - 0.050 VID - 0.065 VID - 0.080 1, 2, 3 45 VID - 0.056 VID - 0.071 VID - 0.086 1, 2, 3 50 VID - 0.063 VID - 0.078 VID - 0.093 1, 2, 3 55 VID - 0.069 VID - 0.084 VID - 0.099 1, 2, 3 60 VID - 0.075 VID - 0.090 VID - 0.115 1, 2, 3 65 VID - 0.081 VID - 0.096 VID - 0.111 1, 2, 3 70 VID - 0.088 VID - 0.103 VID - 0.118 1, 2, 3 75 VID - 0.094 VID - 0.109 VID - 0.124 1, 2, 3 80 VID - 0.100 VID - 0.115 VID - 0.130 1, 2, 3 85 VID - 0.106 VID - 0.121 VID - 0.136 1, 2, 3 90 VID - 0.113 VID - 0.128 VID - 0.143 1, 2, 3

(V) V

CC_Max

(V) V

CC_Typ

(V) Notes

CC_Min

Notes:

1. The V

2. Refer to Tabl e 2-13 for processor VID information.

3. Refer to Tabl e 2-14 for V

32 Dual-Core Intel

CC_MIN

VCC overshoot specifications.

and V

loadlines represent static and transient limits. Please see Section 2.13.1 for

CC_MAX

Static and Transient Tolerance

Xeon® Processor 5100 Series Datasheet

Electrical Specifications

4. The load lines specify voltage limits at the die measured at the VCC_DIE_SENS E and VSS_DIE_SENSE lands and the VCC_DIE_SENSE2 and VSS_DIE_SENSE2 lands. Voltage regulation feedback for voltage regulator circuits must also be taken from processor VCC_DIE_SENSE and VSS_DIE_SENSE lands and VCC_DIE_SENSE2 and VSS_DIE_SENSE2 lands. Refer to the Voltage Regulator Module (VRM) and Enterprise Voltage Regulator Down (EVRD) 11.0 Design Guidelines for socket load line guidelines and VR implementation. Please refer to the appropriate platform design guide for details on VR implementation.

Figure 2-5. Dual-Core Intel® Xeon® Processor 5100 Series VCC Static and Transient

Tolerance Load Line

Icc [A]

Vcc

Vcc Typical

Typical

Icc [A]

Vcc

Vcc Maximum

Maximum

VID - 0.000

VID - 0.020

VID - 0.040

VID - 0.060

VID - 0.080

Vcc [V]

VID - 0.100

VID - 0.120

0 102030405060708090

Vcc

Vcc Minimum

Minimum

VID - 0.140

VID - 0.160

Notes:

1. The V

overshoot specifications.

2. Refer to Table 2-13 for processor VID information.

3. Refer to Table 2-14 for V

4. The load lines specify voltage limits at the die measured at the VCC_DIE_SENS E and VSS_DIE_SENSE

lands and the VCC_DIE_SENSE2 and VSS_DIE_SENSE2 lands. Voltage regulation feedback for voltage regulator circuits must also be taken from processor VCC_DIE_SENSE and VSS_DIE_SENSE lands and VCC_DIE_SENSE2 and VSS_DIE_SENSE2 lands. Refer to the Voltage Regulator Module (VRM) and Enterprise Voltage Regulator Down (EVRD) 11.0 Design Guidelines for socket load line guidelines and VR implementation. Please refer to the appropriate platform design guide for details on VR implementations.

CC_MIN

and V

loadlines represent static and transient limits. Please see Section 2.13.1 for VCC

CC_MAX

Static and Transient Tolerance

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 33

Electrical Specifications

Figure 2-6. Dual-Core Intel® Xeon® Processor LV 5148/5138/5128 VCC Static and

Transient Tolerance Load Lines

Icc [A]

Vcc

Vcc Typic a l

Typic a l

Icc [A]

Vcc

Vcc Maximum

Maximum

010203040

VI D - 0.000

VI D - 0.020

VI D - 0.040

Vcc [V]

VI D - 0.060

VI D - 0.080

VI D - 0.100

Vcc

Vcc Minimum

Minimum

Notes:

1. The V overshoot specifications.

2. Refer to Table 2-13 for processor VID information.

3. Refer to Table 2-14 for V

4. The load lines specify voltage limits at the die measured at the VCC_DIE_SENSE and VSS_DIE_SENSE lands and the VCC_DIE_SENSE2 and VSS_DIE_SENSE2 lands. Voltage regulation feedback for voltage regulator circuits must also be taken from processor VCC_DIE_SENSE and VSS_DIE_SENSE lands and VCC_DIE_SENSE2 and VSS_DIE_SENSE2 lands. Refer to the Voltage Regulator Module (VRM) and Enterprise Voltage Regulator Down (EVRD) 11.0 Design Guidelines for socket load line guidelines and VR

CC_MIN

and V

loadlines represent static and transient limits. Please see Section 2.13.1 for VCC

CC_MAX

Static and Transient Tolerance

implementation. Please refer to the appropriate platform design guide for details on VR implementation.

Table 2-15. AGTL+ Signal Group DC Specifications

Symbol Parameter Min Typ Max Units Notes

Notes:

1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.

is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low

2. V

value.

3. V

value.

4. V

signal quality specifications.

5. This is the pull down driver resistance. Refer to processor I/O Buffer Models for I/V characteristics. Measured at 0.31*V

6. GTLREF should be generated from V specifications is the instantaneous V

7. Specified when on-die R

Input Low Voltage -0.10 0 GTLREF-0.10 V 2,4,6

Input High Voltage GTLREF+0.10 V

Output High Voltage V

- 0.10 N/A V

VTT+0.10 V 3,6

Buffer On Resistance 10.00 11.50 13.00 Ω 5

Input Leakage Current N/A N/A ± 100 μA7

is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high and VOH may experience excursions above VTT. However, input signal drivers must comply with the

. RON (min) = 0.225*RTT. RON (typ) = 0.250*RTT. RON (max) = 0.275*RTT.

and RON are turned off. VIN between 0 and VTT.

with a 1% tolerance resistor divider. The VTT referred to in these

Table 2-16. CMOS Signal Group and TAP Signal Group DC Specifications

Symbol Parameter Min Typ Max Units Notes

Input Low Voltage -0.10 0.00 0.3*V

Input High Voltage 0.7*V

VTT+0.1 V 2

Output Low Voltage -0.10 0 0.1*V

V4,6

V2,3

34 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Electrical Specifications

Table 2-16. CMOS Signal Group and TAP Signal Group DC Specifications

Symbol Parameter Min Typ Max Units Notes

Notes:

1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.

2. The V

3. Refer to the processor I/O Buffer Models for I/V characteristics.

4. Measured at 0.1*V

5. Measured at 0.9*V

6. For Vin between 0 V and VTT. Measured when the driver is tristated.

Output High Voltage 0.9*V

VTT+0.1 V 2

Output Low Current 1.70 N/A 4.70 mA 4

Output High Current 1.70 N/A 4.70 mA 5

Input Leakage Current N/A N/A ± 100 μA6

referred to in these specifications refers to instantaneous VTT.

Table 2-17. Open Drain Signal Group DC Specifications

Symbol Parameter Min Typ Max Units Notes

Output Low Voltage 0 N/A 0.20 V

Output High Voltage 0.95 * V

1.05 * V

Output Low Current 16 N/A 50 mA 2

Leakage Current N/A N/A ± 200 μA4

Notes:

1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.

2. Measured at 0.2*V

3. V

4. For V

is determined by value of the external pullup resistor to VTT. Refer to platform design guide for details.

between 0 V and VOH.

2.13.1 VCC Overshoot Specification

The Dual-Core Intel® Xeon® Processor 5100 Series can tolerate short transient overshoot events where VCC exceeds the VID voltage when transitioning from a highto-low current load condition. This overshoot cannot exceed VID + V the maximum allowable overshoot above VID). These specifications apply to the processor die voltage as measured across the VCC_DIE_SENSE and VSS_DIE_SENSE lands and across the VCC_DIE_SENSE2 and VSS_DIE_SENSE2 lands.

Table 2-18. VCC Overshoot Specifications

Symbol Parameter Min Max Units Figure Notes

OS_MAX

Magnitude of VCC overshoot above VID 50 mV 2-7 Time duration of VCC overshoot above VID 25 µs 2-7

OS_MAX

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 35

Figure 2-7. VCC Overshoot Example Waveform

Example Overshoot Waveform

VID + 0.050

Voltage [V]

VID - 0.000

0 5 10 15 20 25

TOS: Overshoot time above VID V

: Overshoot above VID

Time [us]

Electrical Specifications

Notes:

1. VOS is the measured overshoot voltage.

2. TOS is the measured time duration above VID.

2.13.2 Die Voltage Validation

Core voltage (VCC) overshoot events at the processor must meet the specifications in

Table 2-18 when measured across the VCC_DIE_SENSE and VSS_DIE_SENSE lands

and across the VCC_DIE_SENSE2 and VSS_DIE_SENSE2 lands. Overshoot events that are < 10 ns in duration may be ignored. These measurements of processor die level overshoot should be taken with a 100 MHz bandwidth limited oscilloscope .

36 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Mechanical Specifications

3 Mechanical Specifications

The Dual-Core Intel® Xeon® Processor 5100 Series is packaged in a Flip Chip Land Grid Array (FC-LGA6) package that interfaces to the baseboard via a LGA771 socket. The package consists of a processor core mounted on a pinless substrate with 771 lands. An integrated heat spreader (IHS) is attached to the package substrate and core and serves as the interface for processor component thermal solutions such as a heatsink.

Figure 3-1 shows a sketch of the processor package components and how they are

assembled together. Refer to the LGA771 Socket Design Guidelines for complete details on the LGA771 socket.

The package components shown in Figure 3-1 include the following:

• Integrated Heat Spreader (IHS)

• Thermal Interface Material (TIM)

• Processor Core (die)

• Package Substrate

• Landside capacitors

•Package Lands

Figure 3-1. Processor Package Assembly Sketch

Core (die)

IHS

Substrate

Package Lands

System Board

Note: This drawing is not to scale and is for reference only.

Core (die)

3.1 Package Mechanical Drawings

The package mechanical drawings are shown in Figure 3-2 through Figure 3-4. The drawings include dimensions necessary to design a thermal solution for the processor including:

• Package reference and tolerance dimensions (total height, length, width, and so forth)

• IHS parallelism and tilt

• Land dimensions

• Top-side and back-side component keepout dimensions

• Reference datums

TIM

Capacitors

LGA771 Socket

Note: All drawing dimensions are in mm [in.].

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 37

Figure 3-2. Processor Package Drawing (Sheet 1 of 3)

Mechanical Specifications

Note: Guidelines on potential IHS flatness variation with socket load plate actuation and installation of the

cooling solution is available in the processor Thermal/Mechanical Design Guidelines.

38 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Mechanical Specifications

Figure 3-3. Processor Package Drawing (Sheet 2 of 3)

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 39

Figure 3-4. Processor Package Drawing (Sheet 3 of 3)

Mechanical Specifications

40 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Mechanical Specifications

3.2 Processor Component Keepout Zones

The processor may contain components on the substrate that define component keepout zone requirements. A thermal and mechanical solution design must not intrude into the required keepout zones. Decoupling capacitors are typically mounted to either the topside or landside of the package substrate. See Figure 3-4 for keepout zones.

3.3 Package Loading Specifications

Table 3-1 provides dynamic and static load specifications for the processor package.

These mechanical load limits should not be exceeded during heatsink assembly, mechanical stress testing or standard drop and shipping conditions. The heatsink attach solutions must not include continuous stress onto the processor with the exception of a uniform load to maintain the heatsink-to-processor thermal interface. Also, any mechanical system or component testing should not exceed these limits. The processor package substrate should not be used as a mechanical reference or loadbearing surface for thermal or mechanical solutions.

Table 3-1. Package Loading Specifications

Parameter

Static Compressive Load

Dynamic Compressive Load

Transient Bend Limits 1.57 mm

Notes:

1. These specifications apply to uniform compressive loading in a direction perpendicular to the IHS top surface.

2. This is the minimum and maximum static force that can be applied by the heatsink and retention solution to maintain the heatsink and processor interface.

3. These specifications are based on limited testing for design characterization. Loading limits are for the LGA771 socket.

4. Dynamic compressive load applies to all board thickness.

5. Dynamic loading is defined as an 11 ms duration average load superimposed on the static load requirement.

6. Test condition used a heatsink mass of 1 lbm with 50 g acceleration measured at heatsink mass. The dynamic portion of this specification in the product application can have flexibility in specific values, but the ultimate product of mass times acceleration should not exceed this dynamic load.

7. Transient bend is defined as the transient board deflection during manufacturing such as board assembly and system integration. It is a relatively slow bending event compared to shock and vibration tests.

8. For more information on the transient bend limits, please refer to the MAS document entitled

Manufacturing with Intel via a LGA771 socket.

Board

Thickness

1.57 mm

0.062”

2.16 mm

0.085”

2.54 mm

0.100” NA NA 311 N (max

0.062”

components using 771-land LGA package that interfaces with the motherboard

Min Max Unit Notes

80 18

111

133

NA 750 me 1,3,7,8

311

static

compressive

load) + 222 N

dynamic

70 lbf (max

static

compressive

load) + 50 lbf

dynamic

lbf

1,2,3,9

1,3,4,5,6

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 41

Mechanical Specifications

9. Refer to the Dual-Core Intel® Xeon® Processor 5100 SeriesThermal/Mechanical Design Guidelines or DualCore Intel

information on heatsink clip load metrology.

Xeon® Processor LV 5138 in Embedded Applications Thermal/Mechanical Design Guidelines for

3.4 Package Handling Guidelines

Table 3-2 includes a list of guidelines on a package handling in terms of recommended

maximum loading on the processor IHS relative to a fixed substrate. These package handling loads may be experienced during heatsink removal.

Table 3-2. Package Handling Guidelines

Parameter Maximum Recommended Units Notes

Shear 311

Tensile 111

Torque 3.95

Notes:

1. A shear load is defined as a load applied to the IHS in a direction parallel to the IHS top surface.

2. A tensile load is defined as a pulling load applied to the IHS in a direction normal to the IHS surface.

3. A torque load is defined as a twisting load applied to the IHS in an axis of rotation normal to the IHS top surface.

4. These guidelines are based on limited testing for desi gn characterization and incidental applications (one time only).

5. Handling guidelines are for the package only and do not include the limits of the processor socket.

lbf

N-m

LBF-in

1,4,5

2,4,5

3,4,5

3.5 Package Insertion Specifications

The Dual-Core Intel® Xeon® Processor 5100 Series can be inserted and removed 15 times from an LGA771 socket.

3.6 Processor Mass Specifications

The typical mass of the Dual-Core Intel® Xeon® Processor 5100 Series is 21.5 grams [0.76 oz.]. This includes all components which make up the entire processor product.

42 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Mechanical Specifications

3.7 Processor Materials

The Dual-Core Intel® Xeon® Processor 5100 Series is assembled from several components. The basic material properties are described in Table 3-3.

Table 3-3. Processor Materials

Component Material

Integrated Heat Spreader (IHS) Nickel over copper Substrate Fiber-reinforced resin Substrate Lands Gold over nickel

3.8 Processor Land Coordinates

Figure 3-5 and Figure 3-6 show the top and bottom view of the processor land

coordinates, respectively. The coordinates are referred to throughout the document to identify processor lands.

Figure 3-5. Processor Land Coordinates, Top View

VCC/ V

AN AM AL AK AJ AH AG AF AE AD AC AB AA

V U T R P N M L K

J H G F E D C B A

VTT/ Clocks

Socket 771

Quadrants

Top View

Data

6789101112131415161718192021222324252627282930

12345

AN AM AL AK AJ AH AG AF AE AD AC

AB AA

V U T R P N

L K

F E D C B A

123456789101112131415161718192021222324252627282930

Address /

Common Clock /

Async

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 43

Figure 3-6. Processor Land Coordinates, Bottom View

Mechanical Specifications

Address /

Common Clock /

Async

1 2 3 4 5 6 7 8 9 101112131415161718192021222324252627282930

AN AM AL AK AJ AH AG AF AE AD AC AB AA

V U T R P N

L K J H

F E D C B A

1 2 3 4 5 6 7 8 9 101112131415161718192021222324252627282930

Socket 771

Quadrants

Bottom View

Data

VCC/ V

VTT/ Clocks

AN AM

AJ AH AG AF AE AD AC AB AA

V U T R P N M L K J H G F E D C B A

44 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

4 Land Listing

4.1 Dual-Core Intel® Xeon® Processor 5100 Series Pin Assignments

This section provides sorted land list in Table 4-1 and Table 4-2. Table 4-1 is a listing of all processor lands ordered alphabetically by land name. Table 4-2 is a listing of all processor lands ordered by land number.

4.1.1 Land Listing by Land Name

Table 4-1. Land Listing by Land Name

(Sheet 1 of 20)

Pin Name

A03# M5 Source Sync Input/Output A04# P6 Source Sync Input/Output A05# L5 Source Sync Input/Output A06# L4 Source Sync Input/Output A07# M4 Source Sync Input/Output A08# R4 Source Sync Input/Output A09# T5 Source Sync Input/Output A10# U6 Source Sync Input/Output A11# T4 Source Sync Input/Output A12# U5 Source Sync Input/Output A13# U4 Source Sync Input/Output A14# V5 Source Sync Input/Output A15# V4 Source Sync Input/Output A16# W5 Source Sync Input/Output A17# AB6 Source Sync Input/Output A18# W6 Source Sync Input/Output A19# Y6 Source Sync Input/Output A20# Y4 Source Sync Input/Output A20M# K3 CMOS Async Input A21# AA4 Source Sync Input/Output A22# AD6 Source Sync Input/Output A23# AA5 Source Sync Input/Output A24# AB5 Source Sync Input/Output A25# AC5 Source Sync Input/Output A26# AB4 Source Sync Input/Output A27# AF5 Source Sync Input/ Output A28# AF4 Source Sync Input/ Output

Pin No.

Signal

Buffer Type

Direction

Table 4-1. Land Listing by Land Name

(Sheet 2 of 20)

Pin Name

A29# AG6 Source Sync Input/Output A30# AG4 Source Sync Input/Output A31# AG5 Source Sync Input/Output A32# AH4 Source Sync Input/Output A33# AH5 Source Sync Input/Output A34# AJ5 Source Sync Input/Output A35# AJ6 Source Sync Input/Output ADS# D2 Common Clk Input/Output ADSTB0# R6 Source Sync Input/Output ADSTB1# AD5 Source Sync Input/Output AP0# U2 Common Clk Input/Output AP1# U3 Common Clk Input/Output BCLK0 F28 Clk Input BCLK1 G28 Clk Input BINIT# AD3 Common Clk Input/Output BNR# C2 Common Clk Input/Output BPM0# AJ2 Common Clk Input/Output BPM1# AJ1 Common Clk Output BPM2# AD2 Common Clk Output BPM3# AG2 Common Clk Input/Output BPM4# AF2 Common Clk Output BPM5# AG3 Common Clk Input/Output BPRI# G8 Common Clk Input BR0# F3 Common Clk Input/Output BR1# H5 Common Clk Input BSEL0 G29 Power/Other Output BSEL1 H30 Power/Other Output

Pin No.

Signal

Buffer Type

Direction

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 45

Land Listing

Table 4-1. Land Listing by Land Name

(Sheet 3 of 20)

Pin Name

BSEL2 G30 Power/Other Output D00# B4 Source Sync Input/Output D01# C5 Source Sync Input/Output D02# A4 Source Sync Input/Output D03# C6 Source Sync Input/Output D04# A5 Source Sync Input/Output D05# B6 Source Sync Input/Output D06# B7 Source Sync Input/Output D07# A7 Source Sync Input/Output D08# A10 Source Sync Input/Output D09# A11 Source Sync Input/Output D10# B10 Source Sync Input/Output D11# C11 Source Sync Input/Output D12# D8 Source Sync Input/Output D13# B12 Source Sync Input/Output D14# C12 Source Sync Input/Output D15# D11 Source Sync Input/Output D16# G9 Source Sync Input/Output D17# F8 Source Sync Input/Output D18# F9 Source Sync Input/Output D19# E9 Source Sync Input/Output D20# D7 Source Sync Input/Output D21# E10 Source Sync Input/Output D22# D10 Source Sync Input/Output D23# F11 Source Sync Input/Output D24# F12 Source Sync Input/Output D25# D13 Source Sync Input/Output D26# E13 Source Sync Input/Output D27# G13 Source Sync Input/Output D28# F14 Source Sync Input/Output D29# G14 Source Sync Input/Output D30# F15 Source Sync Input/Output D31# G15 Source Sync Input/Output D32# G16 Source Sync Input/Output D33# E15 Source Sync Input/Output D34# E16 Source Sync Input/Output D35# G18 Source Sync Input/Output D36# G17 Source Sync Input/Output D37# F17 Source Sync Input/Output D38# F18 Source Sync Input/Output

No.

Signal

Buffer Type

Direction

Table 4-1. Land Listing by Land Name

(Sheet 4 of 20)

Pin Name

D39# E18 Source Sync Input/Output D40# E19 Source Sync Input/Output D41# F20 Source Sync Input/Output D42# E21 Source Sync Input/Output D43# F21 Source Sync Input/Output D44# G21 Source Sync Input/Output D45# E22 Source Sync Input/Output D46# D22 Source Sync Input/Output D47# G22 Source Sync Input/Output D48# D20 Source Sync Input/Output D49# D17 Source Sync Input/Output D50# A14 Source Sync Input/Output D51# C15 Source Sync Input/Output D52# C14 Source Sync Input/Output D53# B15 Source Sync Input/Output D54# C18 Source Sync Input/Output D55# B16 Source Sync Input/Output D56# A17 Source Sync Input/Output D57# B18 Source Sync Input/Output D58# C21 Source Sync Input/Output D59# B21 Source Sync Input/Output D60# B19 Source Sync Input/Output D61# A19 Source Sync Input/Output D62# A22 Source Sync Input/Output D63# B22 Source Sync Input/Output DBI0# A 8 Source Sync Input/Output DBI1# G11 Source Sync Input/Output DBI2# D19 Source Sync Input/Output DBI3# C20 Source Sync Input/Output DBR# AC2 Power/Other Output DBSY# B2 Common Clk Input/Output DEFER# G7 Common Clk Input DP0# J16 Common Clk Input/Output DP1# H15 Common Clk Input/Output DP2# H16 Common Clk Input/Output DP3# J17 Common Clk Input/Output DRDY# C1 Common Clk Input/Output DSTBN0# C8 Source Sync Input/Output DSTBN1# G12 Source Sync Input/Output DSTBN2# G20 Source Sync Input/Output

No.

Signal

Buffer Type

Direction

46 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Land Listing

Table 4-1. Land Listing by Land Name

(Sheet 5 of 20)

Pin Name

DSTBN3# A16 Source Sync Input/Output DSTBP0# B9 Source Sync Input/Output DSTBP1# E12 Source Sync Input/Output DSTBP2# G19 Source Sync Input/Output DSTBP3# C17 Source Sync Input/Output FERR#/PBE# R3 Open Drain

FORCEPR# AK6 CMOS Async Input GTLREF_ADD H2 Power/Other Input GTLREF_DATA H1 Power/Other Input HIT# D4 Common Clk Input/Output HITM# E4 Common Clk Input/Output IERR# AB2 Open Drain

IGNNE# N2 CMOS Async Input INIT# P3 CM OS Async Input LINT0 K1 CMOS Async Input LINT1 L1 CMOS Async Input LL_ID0 V2 Power/Other Output LL_ID1 AA2 Power/Other Output LOCK# C3 Common Clk Input/Output MCERR# AB3 Common Clk Input/Output MS_ID0 W1 Power/Other Output MS_ID1 V1 Power/Other O utput PECI G5 Power/Other Input/Output PROCHOT# AL2 Open Drain

PWRGOOD N1 CMOS Async Input REQ0# K4 Source Sync Input/Output REQ1# J5 Source Sync Input/Output REQ2# M6 Source Sync Input/Output REQ3# K6 Source Sync Input/Output REQ4# J6 Source Sync Input/Output RESERVED A13 RESERVED A20 RESERVED A23 RESERVED AC4 RESERVED AE3 RESERVED AE4 RESERVED AE6 RESERVED AH2

Pin No.

Signal

Buffer Type

Async

Direction

Output

Table 4-1. Land Listing by Land Name

(Sheet 6 of 20)

Pin Name

RESERVED AJ3 RESERVED AK1 RESERVED AK3 RESERVED AL1 RESERVED AM2 RESERVED AM6 RESERVED AN5 RESERVED AN6 RESERVED B13 RESERVED B23 RESERVED C23 RESERVED C9 RESERVED D1 RESERVED D14 RESERVED D16 RESERVED E1 RESERVED E23 RESERVED E24 RESERVED E5 RESERVED E6 RESERVED E7 RESERVED F2 RESERVED F23 RESERVED F29 RESERVED F6 RESERVED G10 RESERVED G2 RESERVED G6 RESERVED J2 RESERVED J3 RESERVED N4 RESERVED N5 RESERVED P5 RESERVED R1 RESERVED T1 RESERVED T2 RESERVED W2 RESERVED Y1 RESERVED Y3 RESET# G23 Common Clk Input

Pin No.

Signal

Buffer Type

Direction

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 47

Land Listing

Table 4-1. Land Listing by Land Name

(Sheet 7 of 20)

Pin Name

RS0# B3 Common Clk Input RS1# F5 Common Clk Input RS2# A3 Common Clk Input RSP# H4 Common Clk Input SKTOCC# AE8 Power/Other Output SMI# P2 CMOS Async Input STPCLK# M3 CMOS Async Input TCK AE1 TAP Input TDI AD1 TAP Input TDO AF1 TAP Output TESTHI00 F26 Power/Other Input TESTHI01 W3 Power/Other Input TESTHI02 F25 Power/Other Input TESTHI03 G25 Power/Other Input TESTHI04 G27 Power/Other Input TESTHI05 G26 Power/Other Input TESTHI06 G24 Power/Other Input TESTHI07 F24 Power/Other Input TESTHI08 G3 Power/Other Input TESTHI09 G4 Power/Other Input TESTHI10 P1 Power/Other Input TESTHI11 L2 Power/Other Input THERMTRIP# M2 Open Drain

TMS AC1 TAP Input TRDY# E3 Common Clk Input TRST# AG1 TAP Input VCC AA8 Power/Other VCC AB8 Power/Other VCC AC23 Power/Other VCC AC24 Power/Other VCC AC25 Power/Other VCC AC26 Power/Other VCC AC27 Power/Other VCC AC28 Power/Other VCC AC29 Power/Other VCC AC30 Power/Other VCC AC8 Power/Other VCC AD23 Power/Other VCC AD24 Power/Other

No.

Signal

Buffer Type

Async

Direction

Output

Table 4-1. Land Listing by Land Name

(Sheet 8 of 20)

Pin Name

VCC AD25 Power/Other VCC AD26 Power/Other VCC AD27 Power/Other VCC AD28 Power/Other VCC AD29 Power/Other VCC AD30 Power/Other VCC AD8 Power/Other VCC AE11 Power/Other VCC AE12 Power/Other VCC AE14 Power/Other VCC AE15 Power/Other VCC AE18 Power/Other VCC AE19 Power/Other VCC AE21 Power/Other VCC AE22 Power/Other VCC AE23 Power/Other VCC AE9 Power/Other VCC AF11 Power/Other VCC AF12 Power/Other VCC AF14 Power/Other VCC AF15 Power/Other VCC AF18 Power/Other VCC AF19 Power/Other VCC AF21 Power/Other VCC AF22 Power/Other VCC AF8 Power/Other VCC AF9 Power/Other VCC AG11 Power/Other VCC AG12 Power/Other VCC AG14 Power/Other VCC AG15 Power/Other VCC AG18 Power/Other VCC AG19 Power/Other VCC AG21 Power/Other VCC AG22 Power/Other VCC AG25 Power/Other VCC AG26 Power/Other VCC AG27 Power/Other VCC AG28 Power/Other VCC AG29 Power/Other

No.

Signal

Buffer Type

Direction

48 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Land Listing

Table 4-1. Land Listing by Land Name

(Sheet 9 of 20)

Pin Name

VCC AG30 Power/Other VCC AG8 Power/Other VCC AG9 Power/Other VCC AH11 Power/Other VCC AH12 Power/Other VCC AH14 Power/Other VCC AH15 Power/Other VCC AH18 Power/Other VCC AH19 Power/Other VCC AH21 Power/Other VCC AH22 Power/Other VCC AH25 Power/Other VCC AH26 Power/Other VCC AH27 Power/Other VCC AH28 Power/Other VCC AH29 Power/Other VCC AH30 Power/Other VCC AH8 Power/Other VCC AH9 Power/Other VCC AJ11 Power/Other VCC AJ12 Power/Other VCC AJ14 Power/Other VCC AJ15 Power/Other VCC AJ18 Power/Other VCC AJ19 Power/Other VCC AJ21 Power/Other VCC AJ22 Power/Other VCC AJ25 Power/Other VCC AJ26 Power/Other VCC AJ8 Power/Other VCC AJ9 Power/Other VCC AK11 Power/Other VCC AK12 Power/Other VCC AK14 Power/Other VCC AK15 Power/Other VCC AK18 Power/Other VCC AK19 Power/Other VCC AK21 Power/Other VCC AK22 Power/Other VCC AK25 Power/Other

Pin No.

Signal

Buffer Type

Direction

Table 4-1. Land Listing by Land Name

(Sheet 10 of 20)

Pin Name

VCC AK26 Power/Other VCC AK8 Power/Other VCC AK9 Power/Other VCC AL11 Power/Other VCC AL12 Power/Other VCC AL14 Power/Other VCC AL15 Power/Other VCC AL18 Power/Other VCC AL19 Power/Other VCC AL21 Power/Other VCC AL22 Power/Other VCC AL25 Power/Other VCC AL26 Power/Other VCC AL29 Power/Other VCC AL30 Power/Other VCC AL9 Power/Other VCC AM11 Power/Other VCC AM12 Power/Other VCC AM14 Power/Other VCC AM15 Power/Other VCC AM18 Power/Other VCC AM19 Power/Other VCC AM21 Power/Other VCC AM22 Power/Other VCC AM25 Power/Other VCC AM26 Power/Other VCC AM29 Power/Other VCC AM30 Power/Other VCC AM8 Power/Other VCC AM9 Power/Other VCC AN11 Power/Other VCC AN12 Power/Other VCC AN14 Power/Other VCC AN15 Power/Other VCC AN18 Power/Other VCC AN19 Power/Other VCC AN21 Power/Other VCC AN22 Power/Other VCC AN25 Power/Other VCC AN26 Power/Other

Pin No.

Signal

Buffer Type

Direction

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 49

Land Listing

Table 4-1. Land Listing by Land Name

(Sheet 11 of 20)

Pin Name

VCC A N8 Power/Other VCC A N9 Power/Other VCC J10 Power/Other VCC J11 Power/Other VCC J12 Power/Other VCC J13 Power/Other VCC J14 Power/Other VCC J15 Power/Other VCC J18 Power/Other VCC J19 Power/Other VCC J20 Power/Other VCC J21 Power/Other VCC J22 Power/Other VCC J23 Power/Other VCC J24 Power/Other VCC J25 Power/Other VCC J26 Power/Other VCC J27 Power/Other VCC J28 Power/Other VCC J29 Power/Other VCC J30 Power/Other VCC J8 Power/Other VCC J9 Power/Other VCC K23 Power/Other VCC K24 Power/Other VCC K25 Power/Other VCC K26 Power/Other VCC K27 Power/Other VCC K28 Power/Other VCC K29 Power/Other VCC K30 Power/Other VCC K8 Power/Other VCC L8 Power/Other VCC M23 Power/Other VCC M24 Power/Other VCC M25 Power/Other VCC M26 Power/Other VCC M27 Power/Other VCC M28 Power/Other VCC M29 Power/Other

No.

Signal

Buffer Type

Direction

Table 4-1. Land Listing by Land Name

(Sheet 12 of 20)

Pin Name

VCC M30 Power/Other VCC M8 Power/Other VCC N23 Power/Other VCC N24 Power/Other VCC N25 Power/Other VCC N26 Power/Other VCC N27 Power/Other VCC N28 Power/Other VCC N29 Power/Other VCC N30 Power/Other VCC N8 Power/Other VCC P8 Power/Other VCC R8 Power/Other VCC T23 Power/Other VCC T24 Power/Other VCC T25 Power/Other VCC T26 Power/Other VCC T27 Power/Other VCC T28 Power/Other VCC T29 Power/Other VCC T30 Power/Other VCC T8 Power/Other VCC U23 Power/Other VCC U24 Power/Other VCC U25 Power/Other VCC U26 Power/Other VCC U27 Power/Other VCC U28 Power/Other VCC U29 Power/Other VCC U30 Power/Other VCC U8 Power/Other VCC V8 Power/Other VCC W23 Power/Other VCC W24 Power/Other VCC W25 Power/Other VCC W26 Power/Other VCC W27 Power/Other VCC W28 Power/Other VCC W29 Power/Other VCC W30 Power/Other

No.

Signal

Buffer Type

Direction

50 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Land Listing

Table 4-1. Land Listing by Land Name

(Sheet 13 of 20)

Pin Name

VCC W8 Power/Other VCC Y23 Power/Other VCC Y24 Power/Other VCC Y25 Power/Other VCC Y26 Power/Other VCC Y27 Power/Other VCC Y28 Power/Other VCC Y29 Power/Other VCC Y30 Power/Other VCC Y8 Power/Other VCC_DIE_SENSE AN3 Power/Other Output VCC_DIE_SENSE2 AL8 Power/Other Output VCCPLL D23 Power/Other Input VID_SELECT AN7 Power/Other Output VID1 AL5 P ower/Other Output VID2 AM3 Power/Other Output VID3 AL6 P ower/Other Output VID4 AK4 Power/Other Output VID5 AL4 P ower/Other Output VID6 AM5 Power/Other Output VSS A12 Power/Other VSS A15 Power/Other VSS A18 Power/Other VSS A2 Power/Other VSS A21 Power/Other VSS A24 Power/Other VSS A6 Power/Other VSS A9 Power/Other VSS AA23 Power/Other VSS AA24 Power/Other VSS AA25 Power/Other VSS AA26 Power/Other VSS AA27 Power/Other VSS AA28 Power/Other VSS AA29 Power/Other VSS AA3 Power/Other VSS AA30 Power/Other VSS AA6 Power/Other VSS AA7 Power/Other VSS AB1 Power/Other

Pin No.

Signal

Buffer Type

Direction

Table 4-1. Land Listing by Land Name

(Sheet 14 of 20)

Pin Name

VSS AB23 Power/Other VSS AB24 Power/Other VSS AB25 Power/Other VSS AB26 Power/Other VSS AB27 Power/Other VSS AB28 Power/Other VSS AB29 Power/Other VSS AB30 Power/Other VSS AB7 Power/Other VSS AC3 Power/Other VSS AC6 Power/Other VSS AC7 Power/Other VSS AD4 Power/Other VSS AD7 Power/Other VSS AE10 Power/Other VSS AE13 Power/Other VSS AE16 Power/Other VSS AE17 Power/Other VSS AE2 Power/Other VSS AE20 Power/Other VSS AE24 Power/Other VSS AE25 Power/Other VSS AE26 Power/Other VSS AE27 Power/Other VSS AE28 Power/Other VSS AE29 Power/Other VSS AE30 Power/Other VSS AE5 Power/Other VSS AE7 Power/Other VSS AF10 Power/Other VSS AF13 Power/Other VSS AF16 Power/Other VSS AF17 Power/Other VSS AF20 Power/Other VSS AF23 Power/Other VSS AF24 Power/Other VSS AF25 Power/Other VSS AF26 Power/Other VSS AF27 Power/Other VSS AF28 Power/Other

Pin No.

Signal

Buffer Type

Direction

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 51

Land Listing

Table 4-1. Land Listing by Land Name

(Sheet 15 of 20)

Pin Name

VSS AF29 Power/Other VSS AF3 Power/Other VSS AF30 Power/Other VSS AF6 Power/Other VSS AF7 Power/Other VSS AG10 Power/Other VSS AG13 Power/Other VSS AG16 Power/Other VSS AG17 Power/Other VSS AG20 Power/Other VSS AG23 Power/Other VSS AG24 Power/Other VSS AG7 Power/Other VSS AH1 Power/Other VSS AH10 Power/Other VSS AH13 Power/Other VSS AH16 Power/Other VSS AH17 Power/Other VSS AH20 Power/Other VSS AH23 Power/Other VSS AH24 Power/Other VSS AH3 Power/Other VSS AH6 Power/Other VSS AH7 Power/Other VSS AJ10 Power/Other VSS AJ13 Power/Other VSS AJ16 Power/Other VSS AJ17 Power/Other VSS AJ20 Power/Other VSS AJ23 Power/Other VSS AJ24 Power/Other VSS AJ27 Power/Other VSS AJ28 Power/Other VSS AJ29 Power/Other VSS AJ30 Power/Other VSS AJ4 Power/Other VSS AJ7 Power/Other VSS AK10 Power/Other VSS AK13 Power/Other VSS AK16 Power/Other

No.

Signal

Buffer Type

Direction

Table 4-1. Land Listing by Land Name

(Sheet 16 of 20)

Pin Name

VSS AK17 Power/Other VSS AK2 Power/Other VSS AK20 Power/Other VSS AK23 Power/Other VSS AK24 Power/Other VSS AK27 Power/Other VSS AK28 Power/Other VSS AK29 Power/Other VSS AK30 Power/Other VSS AK5 Power/Other VSS AK7 Power/Other VSS AL10 Power/Other VSS AL13 Power/Other VSS AL16 Power/Other VSS AL17 Power/Other VSS AL20 Power/Other VSS AL23 Power/Other VSS AL24 Power/Other VSS AL27 Power/Other VSS AL28 Power/Other VSS AL3 Power/Other VSS AM1 Power/Other VSS AM10 Power/Other VSS AM13 Power/Other VSS AM16 Power/Other VSS AM17 Power/Other VSS AM20 Power/Other VSS AM23 Power/Other VSS AM24 Power/Other VSS AM27 Power/Other VSS AM28 Power/Other VSS AM4 Power/Other VSS AM7 Power/Other VSS AN1 Power/Other VSS AN10 Power/Other VSS AN13 Power/Other VSS AN16 Power/Other VSS AN17 Power/Other VSS AN2 Power/Other VSS AN20 Power/Other

No.

Signal

Buffer Type

Direction

52 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Land Listing

Table 4-1. Land Listing by Land Name

(Sheet 17 of 20)

Pin Name

VSS AN23 Power/Other VSS AN24 Power/Other VSS B1 Power/Other VSS B11 Power/Other VSS B14 Power/Other VSS B17 Power/Other VSS B20 Power/Other VSS B24 Power/Other VSS B5 Power/Other VSS B8 Power/Other VSS C10 Power/Other VSS C13 Power/Other VSS C16 Power/Other VSS C19 Power/Other VSS C22 Power/Other VSS C24 Power/Other VSS C4 Power/Other VSS C7 Power/Other VSS D12 Power/Other VSS D15 Power/Other VSS D18 Power/Other VSS D21 Power/Other VSS D24 Power/Other VSS D3 Power/Other VSS D5 Power/Other VSS D6 Power/Other VSS D9 Power/Other VSS E11 Power/Other VSS E14 Power/Other VSS E17 Power/Other VSS E2 Power/Other VSS E20 Power/Other VSS E25 Power/Other VSS E26 Power/Other VSS E27 Power/Other VSS E28 Power/Other VSS E29 Power/Other VSS E8 Power/Other VSS F1 Power/Other VSS F10 Power/Other

Pin No.

Signal

Buffer Type

Direction

Table 4-1. Land Listing by Land Name

(Sheet 18 of 20)

Pin Name

VSS F13 Power/Other VSS F16 Power/Other VSS F19 Power/Other VSS F22 Power/Other VSS F4 Power/Other VSS F7 Power/Other VSS G1 Power/Other VSS H10 Power/Other VSS H11 Power/Other VSS H12 Power/Other VSS H13 Power/Other VSS H14 Power/Other VSS H17 Power/Other VSS H18 Power/Other VSS H19 Power/Other VSS H20 Power/Other VSS H21 Power/Other VSS H22 Power/Other VSS H23 Power/Other VSS H24 Power/Other VSS H25 Power/Other VSS H26 Power/Other VSS H27 Power/Other VSS H28 Power/Other VSS H29 Power/Other VSS H3 Power/Other VSS H6 Power/Other VSS H7 Power/Other VSS H8 Power/Other VSS H9 Power/Other VSS J4 Power/Other VSS J7 Power/Other VSS K2 Power/Other VSS K5 Power/Other VSS K7 Power/Other VSS L23 Power/Other VSS L24 Power/Other VSS L25 Power/Other VSS L26 Power/Other VSS L27 Power/Other

Pin No.

Signal

Buffer Type

Direction

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 53

Land Listing

Table 4-1. Land Listing by Land Name

(Sheet 19 of 20)

Pin Name

VSS L28 Power/Other VSS L29 Power/Other VSS L3 Power/Other VSS L30 Power/Other VSS L6 Power/Other VSS L7 Power/Other VSS M1 Power/Other VSS M7 Power/Other VSS N3 Power/Other VSS N6 Power/Other VSS N7 Power/Other VSS P23 Power/Other VSS P24 Power/Other VSS P25 Power/Other VSS P26 Power/Other VSS P27 Power/Other VSS P28 Power/Other VSS P29 Power/Other VSS P30 Power/Other VSS P4 Power/Other VSS P7 Power/Other VSS R2 Power/Other VSS R23 Power/Other VSS R24 Power/Other VSS R25 Power/Other VSS R26 Power/Other VSS R27 Power/Other VSS R28 Power/Other VSS R29 Power/Other VSS R30 Power/Other VSS R5 Power/Other VSS R7 Power/Other VSS T3 Power/Other VSS T6 Power/Other VSS T7 Power/Other VSS U1 Power/Other VSS U7 Power/Other VSS V23 Power/Other VSS V24 Power/Other VSS V25 Power/Other

No.

Signal

Buffer Type

Direction

Table 4-1. Land Listing by Land Name

(Sheet 20 of 20)

Pin Name

VSS V26 Power/Other VSS V27 Power/Other VSS V28 Power/Other VSS V29 Power/Other VSS V3 Power/Other VSS V30 Power/Other VSS V6 Power/Other VSS V7 Power/Other VSS W4 Power/Other VSS W7 Power/Other VSS Y2 Power/Other VSS Y5 Power/Other VSS Y7 Power/Other VSS_DIE_SENSE AN4 Power/Other Output VSS_DIE_SENSE2 AL7 Power/Other Output VTT A25 Power/Other VTT A26 Power/Other VTT B25 Power/Other VTT B26 Power/Other VTT B27 Power/Other VTT B28 Power/Other VTT B29 Power/Other VTT B30 Power/Other VTT C25 Power/Other VTT C26 Power/Other VTT C27 Power/Other VTT C28 Power/Other VTT C29 Power/Other VTT C30 Power/Other VTT D25 Power/Other VTT D26 Power/Other VTT D27 Power/Other VTT D28 Power/Other VTT D29 Power/Other VTT D30 Power/Other VTT E30 Power/Other VTT F30 Power/Other VTT_OUT AA1 Power/Other Output VTT_OUT J1 Power/Other Output VTT_SEL F27 Power/Other Output

No.

Signal

Buffer Type

Direction

54 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Land Listing

4.1.2 Land Listing by Land Number

Table 4-2. Land Listing by Land Number

(Sheet 1 of 20)

No.

A10 D08# Source Sync Input/Output A11 D09# Source Sync Input/Output A12 VSS Power/Other A13 RESERVED A14 D50# Source Sync Input/Output A15 VSS Power/Other A16 DSTBN3# Source Sync Input/Output A17 D56# Source Sync Input/Output A18 VSS Power/Other A19 D61# Source Sync Input/Output A2 VSS Power/Other A20 RESERVED A21 VSS Power/Other A22 D62# Source Sync Input/Output A23 RESERVED A24 VSS Power/Other A25 VTT Power/Other A26 VTT Power/Other A3 RS2# Common Clk Input A4 D02# Source Sync Input/Output A5 D04# Source Sync Input/Output A6 VSS Power/Other A7 D07# Source Sync Input/Output A8 DBI0# Source Sync Input/Output A9 VSS Power/Other AA1 VTT_OUT Power/Other Output AA2 LL_ID1 Power/Other Output AA23 VSS Power/Other AA24 VSS Power/Other AA25 VSS Power/Other AA26 VSS Power/Other AA27 VSS Power/Other AA28 VSS Power/Other AA29 VSS Power/Other AA3 VSS Power/Other AA30 VSS Power/Other AA4 A21# Source Sync Input/Output AA5 A23# Source Sync Input/Output AA6 VSS Power/Other

Pin Name

Signal

Buffer Type

Direction

Table 4-2. Land Listing by Land Number

(Sheet 2 of 20)

Pin No.

AA7 VSS Power/Other AA8 VCC Power/Other AB1 VSS Power/Other AB2 IERR# Open Drain

AB23 VSS Power/Other AB24 VSS Power/Other AB25 VSS Power/Other AB26 VSS Power/Other AB27 VSS Power/Other AB28 VSS Power/Other AB29 VSS Power/Other AB3 MCERR# Common Clk Input/Output AB30 VSS Power/Other AB4 A26# Source Sync Input/Output AB5 A24# Source Sync Input/Output AB6 A17# Source Sync Input/Output AB7 VSS Power/Other AB8 VCC Power/Other AC1 TMS TAP Input AC2 DBR# Power/Other Output AC23 VCC Power/Other AC24 VCC Power/Other AC25 VCC Power/Other AC26 VCC Power/Other AC27 VCC Power/Other AC28 VCC Power/Other AC29 VCC Power/Other AC3 VSS Power/Other AC30 VCC Power/Other AC4 RESERVED AC5 A25# Source Sync Input/Output AC6 VSS Power/Other AC7 VSS Power/Other AC8 VCC Power/Other AD1 TDI TAP Input AD2 BPM2# Common Clk Output AD23 VCC Power/Other AD24 VCC Power/Other

Pin Name

Signal

Buffer Type

Async

Direction

Output

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 55

Land Listing

Table 4-2. Land Listing by Land Number

(Sheet 3 of 20)

Pin No.

AD25 VCC Power/Other AD26 VCC Power/Other AD27 VCC Power/Other AD28 VCC Power/Other AD29 VCC Power/Other AD3 BINIT# Common Clk Input/Output AD30 VCC Power/Other AD4 VSS Power/Other AD5 ADSTB1# Source Sync Input/Output AD6 A22# Source Sync Input/Output AD7 VSS Power/Other AD8 VCC Power/Other AE1 TCK TAP Input AE10 VSS Power/Other AE11 VCC Power/Other AE12 VCC Power/Other AE13 VSS Power/Other AE14 VCC Power/Other AE15 VCC Power/Other AE16 VSS Power/Other AE17 VSS Power/Other AE18 VCC Power/Other AE19 VCC Power/Other AE2 VSS Power/Other AE20 VSS Power/Other AE21 VCC Power/Other AE22 VCC Power/Other AE23 VCC Power/Other AE24 VSS Power/Other AE25 VSS Power/Other AE26 VSS Power/Other AE27 VSS Power/Other AE28 VSS Power/Other AE29 VSS Power/Other AE3 RESERVED AE30 VSS Power/Other AE4 RESERVED AE5 VSS Power/Other AE6 RESERVED AE7 VSS Power/Other

Pin Name

Signal

Buffer Type

Direction

Table 4-2. Land Listing by Land Number

(Sheet 4 of 20)

No.

AE8 SKTOCC# Power/Other Output AE9 VCC Power/Other AF1 TDO TAP Output AF10 VSS Power/Other AF11 VCC Power/Other AF12 VCC Power/Other AF13 VSS Power/Other AF14 VCC Power/Other AF15 VCC Power/Other AF16 VSS Power/Other AF17 VSS Power/Other AF18 VCC Power/Other AF19 VCC Power/Other AF2 BPM4# Common Clk Output AF20 VSS Power/Other AF21 VCC Power/Other AF22 VCC Power/Other AF23 VSS Power/Other AF24 VSS Power/Other AF25 VSS Power/Other AF26 VSS Power/Other AF27 VSS Power/Other AF28 VSS Power/Other AF29 VSS Power/Other AF3 VSS Power/Other AF30 VSS Power/Other AF4 A28# Source Sync Input/Output AF5 A27# Source Sync Input/Output AF6 VSS Power/Other AF7 VSS Power/Other AF8 VCC Power/Other AF9 VCC Power/Other AG1 TRST# TAP Input AG10 VSS Power/Other AG11 VCC Power/Other AG12 VCC Power/Other AG13 VSS Power/Other AG14 VCC Power/Other AG15 VCC Power/Other AG16 VSS Power/Other

Pin Name

Signal

Buffer Type

Direction

56 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Land Listing

Table 4-2. Land Listing by Land Number

(Sheet 5 of 20)

Pin No.

AG17 VSS Power/Other AG18 VCC Power/Other AG19 VCC Power/Other AG2 BPM3# Common Clk Input/Output AG20 VSS Power/Other AG21 VCC Power/Other AG22 VCC Power/Other AG23 VSS Power/Other AG24 VSS Power/Other AG25 VCC Power/Other AG26 VCC Power/Other AG27 VCC Power/Other AG28 VCC Power/Other AG29 VCC Power/Other AG3 BPM5# Common Clk Input/Output AG30 VCC Power/Other AG4 A30# Source Sync Input/Output AG5 A31# Source Sync Input/Output AG6 A29# Source Sync Input/Output AG7 VSS Power/Other AG8 VCC Power/Other AG9 VCC Power/Other AH1 VSS Power/Other AH10 VSS Power/Other AH11 VCC Power/Other AH12 VCC Power/Other AH13 VSS Power/Other AH14 VCC Power/Other AH15 VCC Power/Other AH16 VSS Power/Other AH17 VSS Power/Other AH18 VCC Power/Other AH19 VCC Power/Other AH2 RESERVED AH20 VSS Power/Other AH21 VCC Power/Other AH22 VCC Power/Other AH23 VSS Power/Other AH24 VSS Power/Other AH25 VCC Power/Other

Pin Name

Signal

Buffer Type

Direction

Table 4-2. Land Listing by Land Number

(Sheet 6 of 20)

Pin No.

AH26 VCC Power/Other AH27 VCC Power/Other AH28 VCC Power/Other AH29 VCC Power/Other AH3 VSS Power/Other AH30 VCC Power/Other AH4 A32# Source Sync Input/Output AH5 A33# Source Sync Input/Output AH6 VSS Power/Other AH7 VSS Power/Other AH8 VCC Power/Other AH9 VCC Power/Other AJ1 BPM1# Common Clk Output AJ10 VSS Power/Other AJ11 VCC Power/Other AJ12 VCC Power/Other AJ13 VSS Power/Other AJ14 VCC Power/Other AJ15 VCC Power/Other AJ16 VSS Power/Other AJ17 VSS Power/Other AJ18 VCC Power/Other AJ19 VCC Power/Other AJ2 BPM0# Common Clk Input/Output AJ20 VSS Power/Other AJ21 VCC Power/Other AJ22 VCC Power/Other AJ23 VSS Power/Other AJ24 VSS Power/Other AJ25 VCC Power/Other AJ26 VCC Power/Other AJ27 VSS Power/Other AJ28 VSS Power/Other AJ29 VSS Power/Other AJ3 RESERVED AJ30 VSS Power/Other AJ4 VSS Power/Other AJ5 A34# Source Sync Input/Output AJ6 A35# Source Sync Input/Output AJ7 VSS Power/Other

Pin Name

Signal

Buffer Type

Direction

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 57

Land Listing

Table 4-2. Land Listing by Land Number

(Sheet 7 of 20)

Pin No.

AJ8 VCC Power/Other AJ9 VCC Power/Other AK1 RESERVED AK10 VSS Power/Other AK11 VCC Power/Other AK12 VCC Power/Other AK13 VSS Power/Other AK14 VCC Power/Other AK15 VCC Power/Other AK16 VSS Power/Other AK17 VSS Power/Other AK18 VCC Power/Other AK19 VCC Power/Other AK2 VSS Power/Other AK20 VSS Power/Other AK21 VCC Power/Other AK22 VCC Power/Other AK23 VSS Power/Other AK24 VSS Power/Other AK25 VCC Power/Other AK26 VCC Power/Other AK27 VSS Power/Other AK28 VSS Power/Other AK29 VSS Power/Other AK3 RESERVED AK30 VSS Power/Other AK4 VID4 Power/Other Output AK5 VSS Power/Other AK6 FORCEPR# CMOS Async Input AK7 VSS Power/Other AK8 VCC Power/Other AK9 VCC Power/Other AL1 RESERVED AL10 VSS Power/Other AL11 VCC Power/Other AL12 VCC Power/Other AL13 VSS Power/Other AL14 VCC Power/Other AL15 VCC Power/Other AL16 VSS Power/Other

Pin Name

Signal

Buffer Type

Direction

Table 4-2. Land Listing by Land Number

(Sheet 8 of 20)

Pin No.

AL17 VSS Power/Other AL18 VCC Power/Other AL19 VCC Power/Other AL2 PROCHOT# Open Drain

AL20 VSS Power/Other AL21 VCC Power/Other AL22 VCC Power/Other AL23 VSS Power/Other AL24 VSS Power/Other AL25 VCC Power/Other AL26 VCC Power/Other AL27 VSS Power/Other AL28 VSS Power/Other AL29 VCC Power/Other AL3 VSS Power/Other AL30 VCC Power/Other AL4 VID5 Power/Other Output AL5 VID1 Power/Other Output AL6 VID3 Power/Other Output AL7 VSS_DIE_SENSE2 Power/Other AL8 VCC_DIE_SENSE2 Power/Other AL9 VCC Power/Other AM1 VSS Power/Other AM10 VSS Power/Other AM11 VCC Power/Other AM12 VCC Power/Other AM13 VSS Power/Other AM14 VCC Power/Other AM15 VCC Power/Other AM16 VSS Power/Other AM17 VSS Power/Other AM18 VCC Power/Other AM19 VCC Power/Other AM2 RESERVED AM20 VSS Power/Other AM21 VCC Power/Other AM22 VCC Power/Other AM23 VSS Power/Other AM24 VSS Power/Other AM25 VCC Power/Other

Pin Name

Signal

Buffer Type

Async

Direction

Output

58 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Land Listing

Table 4-2. Land Listing by Land Number

(Sheet 9 of 20)

Pin No.

AM26 VCC Power/Other AM27 VSS Power/Other AM28 VSS Power/Other AM29 VCC Power/Other AM3 VID2 Power/Other Output AM30 VCC Power/Other AM4 VSS Power/Other AM5 VID6 Power/Other Output AM6 RESERVED AM7 VSS Power/Other AM8 VCC Power/Other AM9 VCC Power/Other AN1 VSS Power/Other AN10 VSS Power/Other AN11 VCC Power/Other AN12 VCC Power/Other AN13 VSS Power/Other AN14 VCC Power/Other AN15 VCC Power/Other AN16 VSS Power/Other AN17 VSS Power/Other AN18 VCC Power/Other AN19 VCC Power/Other AN2 VSS Power/Other AN20 VSS Power/Other AN21 VCC Power/Other AN22 VCC Power/Other AN23 VSS Power/Other AN24 VSS Power/Other AN25 VCC Power/Other AN26 VCC Power/Other AN3 VCC_DIE_SENSE Power/Other Output AN4 VSS_DIE_SENSE Power/Other Output AN5 RESERVED AN6 RESERVED AN7 VID_SELECT Power/Other Output AN8 VCC Power/Other AN9 VCC Power/Other B1 VSS Power/Other B10 D10# Source Sync Input/Output

Pin Name

Signal

Buffer Type

Direction

Table 4-2. Land Listing by Land Number

(Sheet 10 of 20)

Pin No.

B11 VSS Power/Other B12 D13# Source Sync Input/Output B13 RESERVED B14 VSS Power/Other B15 D53# Source Sync Input/Output B16 D55# Source Sync Input/Output B17 VSS Power/Other B18 D57# Source Sync Input/Output B19 D60# Source Sync Input/Output B2 DBSY# Common Clk Input/Output B20 VSS Power/Other B21 D59# Source Sync Input/Output B22 D63# Source Sync Input/Output B23 RESERVED B24 VSS Power/Other B25 VTT Power/Other B26 VTT Power/Other B27 VTT Power/Other B28 VTT Power/Other B29 VTT Power/Other B3 RS0# Common Clk Input B30 VTT Power/Other B4 D00# Source Sync Input/Output B5 VSS Power/Other B6 D05# Source Sync Input/Output B7 D06# Source Sync Input/Output B8 VSS Power/Other B9 DSTBP0# Source Sync Input/Output C1 DRDY# Common Clk Input/Output C10 VSS Power/Other C11 D11# Source Sync Input/Output C12 D14# Source Sync Input/Output C13 VSS Power/Other C14 D52# Source Sync Input/Output C15 D51# Source Sync Input/Output C16 VSS Power/Other C17 DSTBP3# Source Sync Input/Output C18 D54# Source Sync Input/Output C19 VSS Power/Other C2 BNR# Common Clk Input/Output

Pin Name

Signal

Buffer Type

Direction

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 59

Land Listing

Table 4-2. Land Listing by Land Number

(Sheet 11 of 20)

Pin No.

C20 DBI3# Source Sync Input/Output C21 D58# Source Sync Input/Output C22 VSS Power/Other C23 RESERVED C24 VSS Power/Other C25 VTT Power/Other C26 VTT Power/Other C27 VTT Power/Other C28 VTT Power/Other C29 VTT Power/Other C3 LOCK# Common Clk Input/Output C30 VTT Power/Other C4 VSS Power/Other C5 D01# Source Sync Input/Output C6 D03# Source Sync Input/Output C7 VSS Power/Other C8 DSTBN0# Source Sync Input/Output C9 RESERVED D1 RESERVED D10 D22# Source Sync Input/Output D11 D15# Source Sync Input/Output D12 VSS Power/Other D13 D25# Source Sync Input/Output D14 RESERVED D15 VSS Power/Other D16 RESERVED D17 D49# Source Sync Input/Output D18 VSS Power/Other D19 DBI2# Source Sync Input/Output D2 ADS# Common Clk Input/Output D20 D48# Source Sync Input/Output D21 VSS Power/Other D22 D46# Source Sync Input/Output D23 VCCPLL Power/Other Input D24 VSS Power/Other D25 VTT Power/Other D26 VTT Power/Other D27 VTT Power/Other D28 VTT Power/Other D29 VTT Power/Other

Pin Name

Signal

Buffer Type

Direction

Table 4-2. Land Listing by Land Number

(Sheet 12 of 20)

Pin No.

D3 VSS Power/Other D30 VTT Power/Other D4 HIT# Common Clk Input/Output D5 VSS Power/Other D6 VSS Power/Other D7 D20# Source Sync Input/Output D8 D12# Source Sync Input/Output D9 VSS Power/Other E1 RESERVED Power/Other E10 D21# Source Sync Input/Output E11 VSS Power/Other E12 DSTBP1# Source Sync Input/Output E13 D26# Source Sync Input/Output E14 VSS Power/Other E15 D33# Source Sync Input/Output E16 D34# Source Sync Input/Output E17 VSS Power/Other E18 D39# Source Sync Input/Output E19 D40# Source Sync Input/Output E2 VSS Power/Other E20 VSS Power/Other E21 D42# Source Sync Input/Output E22 D45# Source Sync Input/Output E23 RESERVED E24 RESERVED E25 VSS Power/Other E26 VSS Power/Other E27 VSS Power/Other E28 VSS Power/Other E29 VSS Power/Other E3 TRDY# Common Clk Input E30 VTT Power/Other E4 HITM# Common Clk Input/Output E5 RESERVED E6 RESERVED E7 RESERVED E8 VSS Power/Other E9 D19# Source Sync Input/Output F1 VSS Power/Other F10 VSS Power/Other

Pin Name

Signal

Buffer Type

Direction

60 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Land Listing

Table 4-2. Land Listing by Land Number

(Sheet 13 of 20)

Pin No.

F11 D23# Source Sync Input/Output F12 D24# Source Sync Input/Output F13 VSS Power/Other F14 D28# Source Sync Input/Output F15 D30# Source Sync Input/Output F16 VSS Power/Other F17 D37# Source Sync Input/Output F18 D38# Source Sync Input/Output F19 VSS Power/Other F2 RESERVED F20 D41# Source Sync Input/Output F21 D43# Source Sync Input/Output F22 VSS Power/Other F23 RESERVED F24 TESTHI07 Power/Other Input F25 TESTHI02 Power/Other Input F26 TESTHI00 Power/Other Input F27 VTT_SEL Power/Other Output F28 BCLK0 Clk Input F29 RESERVED F3 BR0# Common Clk Input/Output F30 VTT Power/Other F4 VSS Power/Other F5 RS1# Common Clk Input F6 RESERVED F7 VSS Power/Other F8 D17# Source Sync Input/Output F9 D18# Source Sync Input/Output G1 VSS Power/Other G10 RESERVED G11 DBI1# Source Sync Input/Output G12 DSTBN1# Source Sync Input/Output G13 D27# Source Sync Input/Output G14 D29# Source Sync Input/Output G15 D31# Source Sync Input/Output G16 D32# Source Sync Input/Output G17 D36# Source Sync Input/Output G18 D35# Source Sync Input/Output G19 DSTBP2# Source Sync Input/Output G2 RESERVED

Pin Name

Signal

Buffer Type

Direction

Table 4-2. Land Listing by Land Number

(Sheet 14 of 20)

Pin No.

G20 DSTBN2# Source Sync Input/Output G21 D44# Source Sync Input/Output G22 D47# Source Sync Input/Output G23 RESET# Common Clk Input G24 TESTHI06 Power/Other Input G25 TESTHI03 Power/Other Input G26 TESTHI05 Power/Other Input G27 TESTHI04 Power/Other Input G28 BCLK1 Clk Input G29 BSEL0 Power/Other Output G3 TESTHI08 Power/Other Input G30 BSEL2 Power/Other Output G4 TESTHI09 Power/Other Input G5 PECI Power/Other Input/Output G6 RESERVED G7 DEFER# Common Clk Input G8 BPRI# Common Clk Input G9 D16# Source Sync Input/Output H1 GTLREF_DATA Power/Other Input H10 VSS Power/Other H11 VSS Power/Other H12 VSS Power/Other H13 VSS Power/Other H14 VSS Power/Other H15 DP1# Common Clk Input/Output H16 DP2# Common Clk Input/Output H17 VSS Power/Other H18 VSS Power/Other H19 VSS Power/Other H2 GTLREF_ADD Power/Other Input H20 VSS Power/Other H21 VSS Power/Other H22 VSS Power/Other H23 VSS Power/Other H24 VSS Power/Other H25 VSS Power/Other H26 VSS Power/Other H27 VSS Power/Other H28 VSS Power/Other H29 VSS Power/Other

Pin Name

Signal

Buffer Type

Direction

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 61

Land Listing

Table 4-2. Land Listing by Land Number

(Sheet 15 of 20)

Pin No.

H3 VSS Power/Other H30 BSEL1 Power/Other Output H4 RSP# Common Clk Input H5 BR1# Common Clk Input H6 VSS Power/Other H7 VSS Power/Other H8 VSS Power/Other H9 VSS Power/Other J1 VTT_OUT Power/Other Output J10 VCC Power/Other J11 VCC Power/Other J12 VCC Power/Other J13 VCC Power/Other J14 VCC Power/Other J15 VCC Power/Other J16 DP0# Common Clk Input/Output J17 DP3# Common Clk Input/Output J18 VCC Power/Other J19 VCC Power/Other J2 RESERVED J20 VCC Power/Other J21 VCC Power/Other J22 VCC Power/Other J23 VCC Power/Other J24 VCC Power/Other J25 VCC Power/Other J26 VCC Power/Other J27 VCC Power/Other J28 VCC Power/Other J29 VCC Power/Other J3 RESERVED J30 VCC Power/Other J4 VSS Power/Other J5 REQ1# Source Sync Input/Output J6 REQ4# Source Sync Input/Output J7 VSS Power/Other J8 VCC Power/Other J9 VCC Power/Other K1 LINT0 CMOS Async Input K2 VSS Power/Other

Pin Name

Signal

Buffer Type

Direction

Table 4-2. Land Listing by Land Number

(Sheet 16 of 20)

Pin No.

K23 VCC Power/Other K24 VCC Power/Other K25 VCC Power/Other K26 VCC Power/Other K27 VCC Power/Other K28 VCC Power/Other K29 VCC Power/Other K3 A20M# CMOS Async Input K30 VCC Power/Other K4 REQ0# Source Sync Input/Output K5 VSS Power/Other K6 REQ3# Source Sync Input/Output K7 VSS Power/Other K8 VCC Power/Other L1 LINT1 CMOS Async Input L2 TESTHI11 Power/Other Input L23 VSS Power/Other L24 VSS Power/Other L25 VSS Power/Other L26 VSS Power/Other L27 VSS Power/Other L28 VSS Power/Other L29 VSS Power/Other L3 VSS Power/Other L30 VSS Power/Other L4 A06# Source Sync Input/Output L5 A05# Source Sync Input/Output L6 VSS Power/Other L7 VSS Power/Other L8 VCC Power/Other M1 VSS Power/Other M2 THERMTRIP# Open Drain

M23 VCC Power/Other M24 VCC Power/Other M25 VCC Power/Other M26 VCC Power/Other M27 VCC Power/Other M28 VCC Power/Other M29 VCC Power/Other M3 STPCLK# CMOS Async Input

Pin Name

Signal

Buffer Type

Async

Direction

Output

62 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Land Listing

Table 4-2. Land Listing by Land Number

(Sheet 17 of 20)

Pin No.

M30 VCC Power/Other M4 A07# Source Sync Input/Output M5 A03# Source Sync Input/Output M6 REQ2# Source Sync Input/Output M7 VSS Power/Other M8 VCC Power/Other N1 PWRGOOD CMOS Async Input N2 IGNNE# CMOS Async Input N23 VCC Power/Other N24 VCC Power/Other N25 VCC Power/Other N26 VCC Power/Other N27 VCC Power/Other N28 VCC Power/Other N29 VCC Power/Other N3 VSS Power/Other N30 VCC Power/Other N4 RESERVED N5 RESERVED N6 VSS Power/Other N7 VSS Power/Other N8 VCC Power/Other P1 TESTHI10 Power/Other Input P2 SMI# CMOS Async Input P23 VSS Power/Other P24 VSS Power/Other P25 VSS Power/Other P26 VSS Power/Other P27 VSS Power/Other P28 VSS Power/Other P29 VSS Power/Other P3 INIT# CMOS Async Input P30 VSS Power/Other P4 VSS Power/Other P5 RESERVED P6 A04# Source Sync Input/Output P7 VSS Power/Other P8 VCC Power/Other R1 RESERVED R2 VSS Power/Other

Pin Name

Signal

Buffer Type

Direction

Table 4-2. Land Listing by Land Number

(Sheet 18 of 20)

Pin No.

R23 VSS Power/Other R24 VSS Power/Other R25 VSS Power/Other R26 VSS Power/Other R27 VSS Power/Other R28 VSS Power/Other R29 VSS Power/Other R3 FERR#/PBE# Open Drain

R30 VSS Power/Other R4 A08# Source Sync Input/Output R5 VSS Power/Other R6 ADSTB0# Source Sync Input/Output R7 VSS Power/Other R8 VCC Power/Other T1 RESERVED T2 RESERVED T23 VCC Power/Other T24 VCC Power/Other T25 VCC Power/Other T26 VCC Power/Other T27 VCC Power/Other T28 VCC Power/Other T29 VCC Power/Other T3 VSS Power/Other T30 VCC Power/Other T4 A11# Source Sync Input/Output T5 A09# Source Sync Input/Output T6 VSS Power/Other T7 VSS Power/Other T8 VCC Power/Other U1 VSS Power/Other U2 AP0# Common Clk Input/Output U23 VCC Power/Other U24 VCC Power/Other U25 VCC Power/Other U26 VCC Power/Other U27 VCC Power/Other U28 VCC Power/Other U29 VCC Power/Other U3 AP1# Common Clk Input/Output

Pin Name

Signal

Buffer Type

Async

Direction

Output

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 63

Land Listing

Table 4-2. Land Listing by Land Number

(Sheet 19 of 20)

Pin No.

U30 VCC Power/Other U4 A13# S ource Sync Input/Output U5 A12# S ource Sync Input/Output U6 A10# S ource Sync Input/Output U7 VSS Power/Other U8 VCC Power/Other V1 MS_ID1 Power/Other Output V2 LL_ID0 Power/Other Output V23 VSS Power/Other V24 VSS Power/Other V25 VSS Power/Other V26 VSS Power/Other V27 VSS Power/Other V28 VSS Power/Other V29 VSS Power/Other V3 VSS Power/Other V30 VSS Power/Other V4 A15# Source Sync Input/Output V5 A14# Source Sync Input/Output V6 VSS Power/Other V7 VSS Power/Other V8 VCC Power/Other W1 MS_ID0 Power/Other Output W2 RESERVED W23 VCC Power/Other W24 VCC Power/Other W25 VCC Power/Other W26 VCC Power/Other W27 VCC Power/Other W28 VCC Power/Other W29 VCC Power/Other W3 TESTHI01 Power/Other Input W30 VCC Power/Other W4 VSS Power/Other W5 A16# Source Sync Input/Output W6 A18# Source Sync Input/Output W7 VSS Power/Other W8 VCC Power/Other

Pin Name

Signal

Buffer Type

Direction

Table 4-2. Land Listing by Land Number

(Sheet 20 of 20)

Pin No.

Y1 RESERVED Y2 VSS Power/Other Y23 VCC Power/Other Y24 VCC Power/Other Y25 VCC Power/Other Y26 VCC Power/Other Y27 VCC Power/Other Y28 VCC Power/Other Y29 VCC Power/Other Y3 RESERVED Y30 VCC Power/Other Y4 A20# Source Sync Input/Output Y5 VSS Power/Other Y6 A19# Source Sync Input/Output Y7 VSS Power/Other Y8 VCC Power/Other

Pin Name

Signal

Buffer Type

Direction

64 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Signal Definitions

5 Signal Definitions

5.1 Signal Definitions

Table 5-1. Signal Definitions (Sheet 1 of 7)

Name Type Description Notes

A[35:3]# I/O A[35:3]# (Address) define a 2

A20M# I If A20M# (Address-20 Mask) is asserted, the processor masks physical address bit 20

ADS# I/O ADS# (Address Strobe) is asserted to indicate the validity of the transaction address

ADSTB[1:0]# I/O Address strobes are used to latch A[35:3]# and REQ[ 4:0]# on their rising and falling

1 of the address phase, these signals transmit the address of a transaction. In subphase 2, these signals transmit transaction type information. These signals must connect the appropriate pins of all agents on the FSB. A[35:3]# are protected by parity signals AP[1:0]#. A[35:3]# are source synchronous signals and are latched into the receiving buffers by ADSTB[1:0]#.

On the active-to-inactive transition of RESET#, the processor s sample a sub set of th e A[35:3]# lands to determine their power-on configuration. See Section 7.1.

(A20#) before looking up a line in any internal cache and before driving a read/write transaction on the bus. Asserting A20M# emulates the 8086 processor's address wrap-around at the 1 MB boundary. Assertion of A20M# is only supported in real mode.

A20M# is an asynchronous signal. However, to ensure recognition of this signal following an I/O write instruction, it must be valid along with the TRDY# assertion of the corresponding I/O write bus transaction.

on the A[35:3]# lands. All bus agents observe the ADS# activation to begin parity checking, protocol checking, address decode, internal snoop, or deferred reply ID match operations associated with the new tr ansaction . This sign al must be con nected to the appropriate pins on all Dual-Core Intel agents.

edge. Strobes are associated with signals as shown below.

-byte physical memory address space. In sub-phase

Xeon® Processor 5100 Series FSB

Signals Associated Strobes

REQ[4:0], A[16:3]# ADSTB0#

A[35:17]# ADSTB1#

AP[1:0]# I/O AP[1:0]# (Address Parity) are driven by the request initiator along with ADS#,

BCLK[1:0] I The differential bus clock pair BCLK[1:0] (Bus Clock) determines the FSB frequency.

A[35:3]#, and the transaction type on the REQ[4:0]# signals. A correct parity signal is high if an even number of covered signals are low and low if an odd number of covered signals are low. This allows parity t o be high when all the cove red signals are high. AP[1:0]# must be connected to the appropriate pins of all Dual-Core Intel Xeon® Processor 5100 Series FSB agents. The following table defines the coverage model of these signals.

Request Signals Subphase 1 Subphase 2

A[35:24]# AP0# AP1#

A[23:3]# AP1# AP0#

REQ[4:0]# AP1# AP0#

All processor FSB agents must receive these signals to drive their outputs and latch their inputs.

All external timing parameters are specified with respect to the rising edge of BCLK0 crossing V

CROSS

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 65

Signal Definitions

Table 5-1. Signal Definitions (Sheet 2 of 7)

Name Type Description Notes

BINIT# I/O BINIT# (Bus Initialization) may be observed and driven by all processor FSB agents

BNR# I/O BNR# (Block Next Request) is used to assert a bus stall by any bus agent who is

BPM5# BPM4# BPM3# BPM[2:1]# BPM0#

BPRI# I BPRI# (Bus Priority Request) is used to arbitrate for ownership of the processor FSB.

BR[1:0]# I/O The BR[1:0]# signals are sampled on the active-to-inactive transition of RESET#. The

BSEL[2:0] O T he BCLK[1:0] frequency select signals BSEL[2:0] are used to select the processor

and if used, must connect the appropriate pi ns of all such agents. If the BINIT# driv er is enabled during power on configuration, BINIT# is asserted to signal any bus condition that prevents reliable future operation.

If BINIT# observation is enabled during power-on configurati on (see Section 7.1) and BINIT# is sampled asserted, symmetric agents reset their bus LOCK# activity and bus request arbitration state machines. The bus agents do not r eset their I/O Queue (IOQ) and transaction tracking state machines upon observat ion of BINIT# asserti on. Once the BINIT# assertion has been observed, the bus agents will re-arbitrate for the FSB and attempt completion of their bus queue and IOQ entries.

If BINIT# observation is disabled during power-on configuration, a priorit y agent may handle an assertion of BINIT# as appropriate to the error handling architecture of the system.

unable to accept new bus transactions. During a bus stall, the current bus owner cannot issue any new transactions.

Since multiple agents might need to request a bus stall at the same time, BNR# is a wired-OR signal which must connect the appropriate pins of all processo r FSB agents. In order to avoid wired-OR glitches associated with simultaneous edge transitions driven by multiple drivers, BNR# is activated on specific clock edges and sampled on specific clock edges.

BPM[5:0]# (Breakpoint Monitor) are breakpoint and performance monitor signals.

I/O

They are outputs from the processor which indicate the status of breakpoints and

programmable counters used for monitoring processor performance. BPM[5:0]#

I/O

should connect the appropriate pins of all FSB agents.

BPM4# provides PRDY# (Probe Ready) functionality for the TAP port. PRDY# is a processor output used by debug tools to determine processor debug readiness.

I/O

BPM5# provides PREQ# (Probe Request) functionality for the TAP port. PREQ# is used by debug tools to request debug operation of the processors.

BPM[5:4]# must be bussed to all bus agents. Please refer to the appropriate platform design guidelines for more detailed information.

It must connect the appropriate pins of all processor FSB agents. Observing BPRI# active (as asserted by the priority agent) causes all other agents to stop issuing new requests, unless such requests are part of an ongoing locked operation. The priority agent keeps BPRI# asserted until all of its requests are completed, then releases the bus by deasserting BPRI#.

signal which the agent samples asserted determines its agent ID. BR0# drives the BREQ0# signal in the system and is used by the processor to request the bus.

These signals do not have on-die termination and must be terminated.

input clock frequency. Table 2-2 defines the possible combinations of the signals and the frequency associated with each combination. The required frequency is determined by the processors, chipset, and clock synthesizer. All FSB agents must operate at the same frequency. For more information about these signals, including termination recommendations, refer to the appropriate platform design guideline.

66 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Signal Definitions

Table 5-1. Signal Definitions (Sheet 3 of 7)

Name Type Description Notes

D[63:0]# I/O D[63:0]# (Data) are the data signals. These signals provide a 64-bit data path

between the processor FSB agents, and must connect the appropriate pins on all such agents. The data driver asserts DRDY# to indicate a valid data transfer.

D[63:0]# are quad-pumped signals, and will thus be driven four times in a common clock period. D[63:0]# are latched off the falling edge of both DSTBP[3:0]# and DSTBN[3:0]#. Each group of 16 data signals correspond to a pair of one DSTBP# and one DSTBN#. The following table shows the grouping of data signals to strobes and DBI#.

Data Group

D[15:0]# 0 0 D[31:16]# 1 1 D[47:32]# 2 2 D[63:48]# 3 3

Furthermore, the DBI# signals determine the polarity of the data signals. Each group of 16 data signals corresponds to one DBI# signal. When the DBI# signal is active, the corresponding data group is inverted and therefore sampled active high.

DBI[3:0]# I/O DBI[3:0]# (Data Bus Inversion) are source synchronous and indicate the polarity of

DBR# O DBR# is used only in systems where no debug port connector is implemented on the

DBSY# I/O DBSY# (Data Bus Busy) is asserted by the agent responsible for driving data on the

DEFER# I DEFER# is asserted by an agent to indicate that a transaction cannot be guaranteed

DP[3:0]# I/O DP[3:0]# (Data Parity) provide parity protection for the D[63:0]# signals. They are

DRDY# I/O DRDY# (Data Ready) is asserted by the data driver on each data transfer, indicating

the D[63:0]# signals. The DBI[3:0]# signals are activated when the data on the data bus is inverted. If more than half the data bits, within, within a 16-bit group, would have been asserted electronically low, the bus agent may invert the data bus signals for that particular sub-phase for that 16-bit group.

DBI[3:0] Assignment to Data Bus

Bus Signal Data Bus Signals

DBI0# D[15:0]# DBI1# D[31:16]# DBI2# D[47:32]# DBI3# D[63:48]#

system board. DBR# is used by a debug port interp oser so that an in-target pr obe can drive system reset. If a debug port connector is impl emen ted in the sys t em, DBR# is a no-connect on the Dual-Core Intel is not a processor signal.

processor FSB to indicate that the data bus is in use. The data bus is released after DBSY# is deasserted. This signal must connect the appropriate pins on all processor FSB agents.

in-order completion. Assertion of DEFER# is normally the responsibility of the addressed memory or I/O agent. This signal must connect the appropriate pins of all processor FSB agents.

driven by the agent responsible for driving D[63:0]#, and must connect the appropriate pins of all processor FSB agents.

valid data on the data bus. In a multi-common clock data transfer, DRDY# may be deasserted to insert idle clocks. This signal must connect the appropriate pins of all processor FSB agents.

DSTBN#/

DSTBP#

DBI#

Xeon® Processor 5100 Series package. DBR#

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 67

Signal Definitions

Table 5-1. Signal Definitions (Sheet 4 of 7)

Name Type Description Notes

DSTBN[3:0]# I/O Data strobe used to latch in D[63:0]#. 3

Signals Associated Strobes

D[15:0]#, DBI0# DSTBN0# D[31:16]#, DBI1# DSTBN1# D[47:32]#, DBI2# DSTBN2# D[63:48]#, DBI3# DSTBN3#

DSTBP[3:0]# I/O Data strobe used to latch in D[63:0]#. 3

Signals Associated Strobes

D[15:0]#, DBI0# DSTBP0# D[31:16]#, DBI1# DSTBP1# D[47:32]#, DBI2# DSTBP2# D[63:48]#, DBI3# DSTBP3#

FERR#/PBE# O FERR#/PBE# (floating-point error/pending break event) is a multiplexed signal and

FORCEPR# I The FORCEPR# (force power reduction) input can be used by the platform to cause

GTLREF_ADD I GTLREF_ADD determines the signal reference level for AGTL+ address and common

GTLREF_DATA I GTLREF_DATA determines the signal reference level for AGTL+ data input lands.

HIT# HITM#

IERR# O IERR# (Internal Error) is asserted by a processor as the result of an internal error.

IGNNE# I IGNNE# (Ignore Numeric Error) is asserted to force the processor to ignore a numeric

its meaning is qualified by STPCLK#. When STPCLK# is not asserted, FERR#/PBE# indicates a floating-point error and will be asserted when the processor detects an unmasked floating-point error. When STPCLK# is not asserted, FERR#/PBE# is similar to the ERROR# signal on the Intel 387 coprocessor, and is included for compatibility with systems using MS-DOS*-type floating-point error reporting. When STPCLK# is asserted, an assertion of FERR#/PBE# indicates that the processor has a pending break event waiting for service. The assertion of FERR#/PBE# indicates that the processor should be returned to the Normal state. For additional information on the pending break event functionality, inc luding the identification of support of the feature and enable/disable information, refer to Vol. 3 of the Intel Architecture Software Developer’s Manual and the Intel Processor Identification and the CPUID Instruction application note.

the Dual-Core Intel Circuit (TCC).

clock input lands. GTLREF_ADD is used by the AGTL+ receivers to determine if a signal is a logical 0 or a logical 1.

GTLREF_DATA is used by the AGTL+ receivers to determine if a signal is a logical 0 or a logical 1.

I/O

HIT# (Snoop Hit) and HITM# (Hit Modified) convey transaction snoop operation results. Any FSB agent may assert both HIT# and HITM# together to indicate that it

I/O

requires a snoop stall, which can be continued by reasserting HIT# and HITM# together.

Assertion of IERR# is usually accompanied by a SHUTDOWN transaction on the processor FSB. This transaction may optionally be converted to an external error signal (e.g., NMI) by system core logic. The processor will keep IERR# asserted until the assertion of RESET#.

This signal does not have on-die termination.

error and continue to execute noncontrol floating-point instructions. If IGNNE# is deasserted, the processor generates an exception on a noncontrol floating-point instruction if a previous floating-point instruction caused an error. IGNNE# has no effect when the NE bit in control register 0 (CR0) is set.

IGNNE# is an asynchronous signal. However, to ensure recognition of this signal following an I/O write instruction, it must be valid along with the TRDY# assertion of the corresponding I/O write bus transaction.

Xeon® Processor 5100 Series to activate the Thermal Control

68 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Signal Definitions

Table 5-1. Signal Definitions (Sheet 5 of 7)

Name Type Description Notes

INIT# I INIT# (Initialization), when asserted, resets integer registers inside all processors

LINT[1:0] I LINT[1:0] (Local APIC Interrupt) must connect the appropriate pins of all FSB agents.

LL_ID[1:0] O The LL_ID[1:0] signals are used to select the correct loadline slope for the processor.

LOCK# I/O LOCK# indicates to the system that a transaction must occur atomically. This signal

MCERR# I/O

MS_ID[1:0] O These signals are provided to indicate the Market Segment for the processor and may

PECI I/O PECI is a proprietary one-wire bus interface that provides a communication channel

PROCHOT# O PROCHOT# (Processor Hot) will go active when the processor’s temperature

PWRGOOD I PWRGOOD (Power Good) is an input. The processor requires this signal to be a clean

without affecting their internal caches or floating-point register s. Each p rocessor then begins execution at the power-on Reset vector configured during power-on configuration. The processor continues to handle snoop requests during INIT# assertion. INIT# is an asynchronous signal and must connect the appropriate pins of all processor FSB agents.

When the APIC functionality is disabled, the LINT0/INTR signal becomes INTR, a maskable interrupt request signal, and LINT1/NMI becomes NMI, a nonmaskable interrupt. INTR and NMI are backward compatible with the signals of those names on the Pentium

These signals must be software configured via BIOS programming of the APIC register space to be used either as NMI/INTR or LINT[1:0]. Because the APIC is enabled by default after Reset, operation of these pins as LINT[1:0] is the default configuration.

These signals are not connected to the processor die . A logic 0 is pulled to gro und and a logic 1 is a no-connect on the Dual-Core Intel package.

must connect the appropriate pins of all processor FSB agents. For a lock ed sequence of transactions, LOCK# is asserted from the beginning of the first transaction to the end of the last transaction.

When the priority agent asserts BPRI# to arbitrate for ownership of the processor FSB, it will wait until it observes LOCK# deasserted. This enables symmetric agents to retain ownership of the processor FSB throughout the bus locked operation and ensure the atomicity of lock.

processor. Both signals are asynchronous.

Xeon® Processor 5100 Series

MCERR# (Machine Check Error) is asserted to indicate an unrecoverable error without a bus protocol violation. It may be driven by all processor FSB agents.

MCERR# assertion conditions are configurable at a system level. Assertion options are defined by the following options:

• Enabled or disabled.

• Asserted, if configured, for internal errors along with IERR#.

• A sserted, if configured, by the request initiator of a bus transaction after it observes an error.

• Asserted by any bus agent when it observes an error in a bus transaction.

For more details regarding machine check architecture, refer to the IA-32 Software Developer’s Manual, Volume 3: System Programming Guide.

be used for future processor compatibility or for keying. These signals are not connected to the processor die. A logic 0 is pulled to ground and a logic 1 is a noconnect on the Dual-Core Intel

between Intel processor and chipset components to external thermal monitoring devices. See Section 6.3 for more on the PECI interface.

monitoring sensor detects that the processor has reached its maximum safe oper ating temperature. This indicates that the Thermal Control Circuit (TCC) has been activated, if enabled. The TCC will remain active until shortly after the processor deasserts PROCHOT#. See Section 6.2.3 for more details.

indication that all processor clocks and power supplies are stable and within their specifications. “Clean” implies that the signal will remain low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on until they come within specification. The signal must then tr ansition mono tonically to a high state. PWRGOOD can be driven inactive at any time, but clocks and power must again be stable before a subsequent rising edge of PWRGOOD. It must also meet the minimum pulse width specification in Table 2-18, and be followed by a 110 ms RESET# pulse.

The PWRGOOD signal must be supplied to the processor; it is used to protect internal circuits against voltage sequencing issues. It should be driven high throughout boundary scan operation.

Xeon® Processor 5100 Series package.

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 69

Signal Definitions

Table 5-1. Signal Definitions (Sheet 6 of 7)

Name Type Description Notes

REQ[4:0]# I/O REQ[4:0]# (Request Command) must connect the appropriate pins of all processor

RESET# I Asserting the RESET# signal resets all processors to known states and invalidates

RS[2:0]# I RS[2:0]# (Response Status) are driven by the response agent (the agent responsibl e

RSP# I RSP# (Response Parity) is driven by the response agent (the agent responsible for

SKTOCC# O SKTOC C# (Socket occup ied) will be pul led to groun d by the processor to indicate that

SMI# I SMI# (System Management Interrupt) is asserted asynchronously by system logic.

STPCLK# I STPCLK# (Stop Clock), when asserted, causes processors to enter a low power Stop-

TCK I TCK (Test Clock) provides the clock input for the processor Test Bus (also known as

TDI I TDI (T est Data In) tr ansfers serial test data into the processo r. TDI provides the serial

TDO O TDO (Test Data Out) transfers serial test data out of the processor. TDO provides the

TESTHI[11:0]

THERMTRIP# O Assertion of THERMTRIP# (Thermal Trip) indicates the processor junction

FSB agents. They are asserted by the current bus owner to define the currently active transaction type. These signals are source synchronous to ADSTB[1:0]#. R efer to the AP[1:0]# signal description for details on parity checking of these signals.

their internal caches without writing back any of their contents. For a power -on Re set, RESET# must stay active for at least 1 ms after V proper specifications. On observing active RESET#, all FSB agents will deassert their outputs within two clocks. RESET# must not be kept asserted for more than 10 ms while PWRGOOD is asserted.

A number of bus signals are sampled at the active-to-inactive transition of RESET# for power-on configuration. These configuration options are described in the

CC and BCLK have reached their

Section 7.1.

This signal does not have on-die termination and must be terminated on the system board.

for completion of the current transaction), and must connect the appropriate pins of all processor FSB agents.

completion of the current transaction) during assertion of RS[2:0]#, the signals for which RSP# provides parity protection. It must connect to the appropriate pins of all processor FSB agents.

A correct parity signal is high if an even number of covered signals are low and low if an odd number of covered signals are low. While RS[2:0]# = 000, RSP# is also high, since this indicates it is not being driven by any agent guaranteeing correct parity.

the processor is present. There is no connection to the processor silicon for this signal.

On accepting a System Management Interrupt , pr ocessors sa ve the current state an d enter System Management Mode (SMM). An SMI Acknowledge transaction is issued, and the processor begins program execution from the SMM handler.

If SMI# is asserted during the deassertion of RESET# the processor will tri-state its outputs. See Section 7.1.

Grant state. The processor issues a Stop-Grant Acknowledge transaction, and stops providing internal clock signals to all processor core units except the FSB and APIC units. The processor continues to snoop bus transactions and service interrupts while in Stop-Grant state. When STPCLK# is deasserted, the processor restarts its internal clock to all units and resumes execution. The assertion of STPCLK# has no effect on the bus clock; STPCLK# is an asynchronous input.

the Test Access Port).

input needed for JTAG specification support.

serial output needed for JTAG specification support.

I TESTHI[11:0] must be connected to a VTT power source through a resistor for proper

processor operation. Refer to Section 2.6 for TESTHI restrictions.

temperature has reached a temperature beyond which permanent silicon damage may occur. Measurement of the temperature is accomplished through an internal thermal sensor. Upon assertion of THERMTRIP#, the processor will shut off its internal clocks (thus halting program execution) in an attempt to reduce the processor junction temperature. To protect the processor its core voltage (V removed following the assertion of THERMTRIP#. Intel also recommends the remo v a l

when THERMTRIP# is asserted.

of V

) must be

Driving of the THERMTRIP# signals is enabled within 10 μs of the assertion of PWRGOOD and is disabled on de-assertion of PWRGOOD. Once activated, THERMTRIP# remains latched until PWRGOOD is de-asserted. While the de-assertion of the PWRGOOD signal will de-assert THERMTRIP#, if the processor’s junction temperature remains at or above the trip level, THERMTRIP# will again be asserted within 10 μs of the assertion of PWRGOOD.

70 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Signal Definitions

Table 5-1. Signal Definitions (Sheet 7 of 7)

Name Type Description Notes

TMS I TMS (Test Mode Select) is a JTAG specification support signal used by debug tools. TRDY# I TRDY# (Target Ready) is asserted by the target to indicate that it is ready to receive a

TRST# I TRST# (T est Reset) resets the Test Access Port (TAP) logic. TRST# must be driven low

CCPLL

VCC_DIE_SENSE VCC_DIE_SENSE2

VID[6:1] O VID[6:1] (Voltage ID) pins are used to support automatic selection of power supply

VID_SELECT O VID_SELECT is an output from the processor which selects the appropriate VID table

VSS_DIE_SENSE VSS_DIE_SENSE2

VTT P The FSB termination voltage input pins. Refer to Table 2-13 for further details. VTT_OUT O The VTT_OUT signals are included in order to provide a local V

VTT_SEL O The VTT_SEL signal is used to select the correct V

write or implicit writeback data transfer. TRDY# must connect the appropriate pins of all FSB agents.

during power on Reset.

IThe Dual-Core Intel® Xeon® Processor 5100 Series implements an on-die PLL filter

solution. The V

O VCC_DIE_SENSE and VCC_DIE_SENSE2 provides an isolated, low impedance

connection to the processor core power and ground. This signal should be connected to the voltage regulator feedback signal, which insures the output voltage (that is, processor voltage) remains within specification. Please see the applicable platform design guide for implementation details.

voltages (V pulled up through a resistor. Conversely, the voltage regulator output must be disabled prior to the voltage supply for these pins becomes invalid. The VID pins are needed to support processor voltage specification variations. See Table 2-3 for definitions of these pins. The VR must supply the voltage that is requested by these

input is used as a PLL supply voltage.

CCPLL

). These are CMOS signals that are driven by the processor and must be

pins, or disable itself.

for the Voltage Re gulator. This signal is not connected to the processor die. This signal is a no-connect on the Dual-Core Intel

O VSS_DIE_SENSE and VSS_DIE_SENSE2 provides an isolated, low impedance

require termination to V

VTT_SEL is a no-connect on the Dual-Core Intel package.

on the motherboard.

Xeon® Processor 5100 Series package.

for some signals that

voltage level for the processor.

Xeon® Processor 5100 Series

Notes:

1. For this processor land on the Dual-Core Intel one. Maximum number of priority agents is zero.

2. For this processor land on the Dual-Core Intel two. Maximum number of priority agents is zero.

3. For this processor land on the Dual-Core Intel two. Maximum number of priority agents is one.

Xeon® Processor 5100 Series , the maximum number of s y mm e t r i c agents is

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 71

Signal Definitions

72 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Thermal Specifications

6 Thermal Specifications

6.1 Package Thermal Specifications

The Dual-Core Intel® Xeon® Processor 5100 Series requires a thermal solution to maintain temperatures within its operating limits. Any attempt to operate the processor outside these operating limits may result in permanent damage to the processor and potentially other components within the system. As processor technology changes, thermal management becomes increasingly crucial when building computer systems. Maintaining the proper thermal environment is key to reliable, long-term system operation.

A complete solution includes both component and system level thermal management features. Component level thermal solutions can include active or passive heatsinks attached to the processor integrated heat spreader (IHS). Typical system level thermal solutions may consist of system fans combined with ducting and venting.

This section provides data necessary for developing a complete thermal solution. For more information on designing a component level thermal solution, refer to the Dual-

Core Intel Dual-Core Intel® Xeon® Processor LV 5138 in Embedded Applications Thermal/ Mechanical Design Guidelines.

Xeon® Processor 5100 Series Thermal/Mechanical Design Guidelines, and

Note: The boxed processor will ship with a component thermal solution. Refer to Section 8 for

details on the boxed processor. For the Dual-Core Intel® Xeon® Processor LV 5128, follow the Dual-Core Intel® Xeon® Processor LV 5148 Thermal Profile.

6.1.1 Thermal Specifications

To allow the optimal operation and long-term reliability of Intel processor-based systems, the processor must remain within the minimum and maximum case temperature (T Thermal solutions not designed to provide this level of thermal capability may affect the long-term reliability of the processor and system. For more details on thermal solution design, please refer to the processor thermal/mechanical design guidelines.

The Dual-Core Intel® Xeon® Processor LV 5148/5138/5128 implement a methodology for managing processor temperatures which is intended to support acoustic noise reduction through fan speed control and to assure processor reliability . Selection of the appropriate fan speed is based on the relative temperature data reported by the processor’s Platform Environment Control Interface (PECI) bus as described in

Section 6.3. The temperature reported over PECI is always a negative value and

represents a delta below the onset of thermal control circuit (TCC) activation, as indicated by PROCHOT# (see Section 6.2, Processor Thermal Features). Systems that implement fan speed control must be designed to use this data. Systems that do not alter the fan speed only need to guarantee the case temperature meets the thermal profile specifications.

The Dual-Core Intel® Xeon® Processor 5100 Series, Dual-Core Intel® Xeon® Processor LV 5148, and Dual-Core Intel® Xeon® Processor LV 5128 support a single Thermal Profile (see Figure 6-1, Table 6-2, Figure 6-3, and Table 6-7). With these Thermal Profiles, it's expected that the Thermal Control Circuit (TCC) would only be activated for very brief periods of time when running the most power-intensive

) specifications as defined by the applicable thermal profile.

CASE

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 73

Thermal Specifications

applications. Refer to the Dual-Core Intel® Xeon® Processor 5100 Series Thermal/ Mechanical Design Guidelines for details on system thermal solution design, thermal

profiles and environmental considerations. Intel has developed thermal profiles specific to enable the Dual-Core Intel® Xeon®

Processor LV 5138, to be used in environments compliant with NEBS* Level 3 ambient operating temperature requirements. At a minimum, NEBS Level 3 requires a nominal ambient operating temperature of 40°C, with short-term excursions to 55°C. “Shortterm” is defined as a maximum of 96 hours per instance, for a total maximum of 360 hours per year, and a maximum of 15 instances per year.

To comply with these ambient operating temperature requirements, Intel has developed a corresponding Nominal Thermal Profile and Short-Term Thermal Profile. For normal operation, the processor must remain within the minimum and maximum case temperature (T

) specifications as defined by the Nominal Thermal Profile. For

CASE

short-term operating conditions (maximum 96 hours per instance, maximum 360 hours per year, maximum of 15 instances per year), the processor may remain within the minimum and maximum T

, as defined by the Short-Term Thermal Profile. For

CASE

environments that do not require NEBS Level 3 compliance, the processor must always remain within the minimum and maximum case temperature (T

) specifications as

CASE

defined by the Nominal Thermal Profile. To provide greater flexibility in environmental conditions and thermal solution design,

the Nominal Thermal Profile and the Short-Term Thermal Profile are each specified 5°C above the NEBS Level 3 ambient operating temperature requirements of 40°C nominal and 55°C short-term. The Nominal Thermal Profile is defined at an ambient operating temperature of 45°C, and the Short-Term Thermal Profile is defined at an ambient operating temperature of 60°C.

Both of these thermal profiles ensure adherence to Intel reliability requirements. It is expected that the Thermal Control Circuit (TCC) would only be activated for very brief periods of time when running the most power intensive applications. Utilization of a thermal solution that exceeds the Short- Term Thermal Profile, or which operates at the Short- Term Thermal Profile for a duration longer than the specified limits will violate the thermal specifications and may result in permanent damage to the processor. Refer to the Dual-Core Intel® Xeon® Processor LV 5138 in Embedded Applications Thermal/ Mechanical Design Guidelines for details on system thermal solution design, thermal profiles and environmental considerations.

The Dual-Core Intel® Xeon® Processor 5160 has two thermal profiles, either of which can be implemented. Both ensure adherence to Intel reliability requirements. Thermal Profile A (see Figure 6-4; Table 6-9) is representative of a volumetrically unconstrained thermal solution (that is, industry enabled 2U heatsink). In this scenario, it is expected that the Thermal Control Circuit (TCC) would only be activated for very brief periods of time when running the most power intensive applications. Thermal Profile B (see

Figure 6-4, Table 6-10) is indicative of a constrained thermal environment (that is, 1U

form factor). Because of the reduced cooling capability represented by this thermal solution, the probability of TCC activation and performance loss is increased. Additionally, utilization of a thermal solution that does not meet Thermal Profile B will violate the thermal specifications and may result in permanent damage to the processor. Intel has developed these thermal profiles to allow customers to choose the thermal solution and environmental parameters that best suit their platform implementation. Refer to the Dual-Core Intel

Xeon® Processor 5100 Series Thermal/

Mechanical Design Guidelines for details on system thermal solution design, thermal

profiles and environmental considerations.

74 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Thermal Specifications

The upper point of the thermal profile consists of the Thermal Design Power (TDP) defined in Table 6-8 and the associated T point associated with Thermal Profile B (x = TDP and y = T

value. It should be noted that the upper

CASE

CASE_MAX

B @ TDP) represents a thermal solution design point. In actuality the processor case temperature will not reach this value due to TCC activation (see Figure 6-4). The lower point of the thermal profile consists of x = P P

_PROFILE_MIN

is defined as the processor power at which T

_PROFILE_MIN

and y = T

CASE_MAX

@ P

_PROFILE_MIN

, calculated from the

CASE

thermal profile, is equal to 50°C. Analysis indicates that real applications are unlikely to cause the processor to consume

maximum power dissipation for sustained time periods. Intel recommends that complete thermal solution designs target the Thermal Design Power (TDP) indicated in

Table 6-1instead of the maximum processor power consumption. The Thermal Monitor

feature is intended to help protect the processor in the event that an application exceeds the TDP recommendation for a sustained time period. For more details on this feature, refer to Section 6.2. To ensure maximum flexibility for future requirements, systems should be designed to the Flexible Motherboard (FMB) guidelines, even if a processor with lower power dissipation is currently planned. The Thermal Monitor

and Enhanced Thermal Monitor features must both be enabled in BIOS for the processor to be operating within specifications.

Table 6-1. Dual-Core Intel® Xeon® Processor 5100 Series Thermal Specifications

Core

Frequency

5110 through 5150

5160 80 65 5 See Figure 6-1;

Notes:

1. These values are specified at V

the processor is not to be subjected to an y static V specified I

2. Thermal Design Power (TDP) should be used for processor thermal solution design targets. TDP is not the

maximum power that the processor can dissipate. TDP is measured at maximum T

3. These specifications are based pre-silicon estimates and simulations. These specifications will be updated

with characterized data from silicon measurements in a future release of this document.

4. Power specifications are defined at all VIDs found in Table 2-3.

5. FMB, or Flexible Motherboard, guidelines provide a design target for meeting all planned processor

frequency requirement.

6. This applies to the Dual-Core Intel® Xeon® Processor 5160 beginning with the G-step. The B-step

specifications can be found in Table 6-8.

Maximum

Power

(W)

80 65 5 See Figure 6-1;

. Please refer to the loadline specifications in Section 2.

Thermal

Design Power

(W)

for all processor frequencies. Systems must be designed to ensure

CC_MAX

Minimum

CASE

(°C)

and ICC combination wherein VCC exceeds V

Maximum

CASE

(°C)

Table 6-2

CASE

Notes

1, 2, 3, 4, 5, 6

1, 2, 3, 4, 5, 6,

CC_MAX

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 75

Figure 6-1.Dual-Core Intel® Xeon® Processor 5100 Series Thermal Profile

TCASE_MAX@TDP

Temperature [C]

20 25 30 35 40 45 50 55 60 65

TCASE_MAX@TDP

Power [W]

Y = 0.385*x +40.0

Thermal Specifications

Notes:

1. Please refer to Table 6-2 for discrete points that constitute the thermal profile.

2. Refer to the Dual-Core Intel system and environmental implementation details.

Xeon® Processor 5100 Series Thermal/Mechanical Design Guidelines for

Table 6-2. Dual-Core Intel® Xeon® Processor 5100 Series Thermal Profile Table

Power (W) T

_PROFILE_MIN

=26 50.0 30 51.6 35 53.5 40 55.4 45 57.3 50 59.3 55 61.2 60 63.1 65 65.0

CASE_MAX

(°C)

76 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Thermal Specifications

Table 6-3. Dual-Core Intel® Xeon® Processor LV 5138 Thermal Specifications

Processor

Thermal Design

Power

(W)

Minimum

CASE

(°C)

5138 35 5 See Figure 6-2;

Maximum

CASE

(°C)

Table 6-4; Table

Notes

1, 2, 3, 4, 5

Notes:

1. These values are specified at V the processor is not to be subjected to an y static V specified I

2. Thermal Design Power (TDP) should be used for processor thermal solution design targets. TDP is not the maximum power that the processor can dissipate. TDP is measured at maximum T

3. These specifications are based pre-silicon estimates and simulations. These specifications will be updated with characterized data from silicon measurements in a future release of this document.

4. Power specifications are defined at all VIDs found in Table 2-3.

5. FMB, or Flexible Motherboard, guidelines provide a design target for meeting all planned processor

. Please refer to the loadline specifications in Section 2.

for all processor frequencies. Systems must be designed to ensure

CC_MAX

and ICC combination wherein VCC exceeds V

CASE

CC_MAX

frequency requirements

Figure 6-2. Dual-Core Intel® Xeon® Processor LV 5138 Nominal & Short-Term Thermal

Profiles

Notes:

1. The Nominal Thermal Profile must be used for all normal operating conditions, or for products that do not require NEBS Level 3 compliance. Please refer to Table 6-4 for discrete points that constitute the thermal profile.

2. The Short-Term Thermal Profile may only be used for short-term excursions to higher ambient operating temperatures, not to exceed 96 hours per instance, 360 hours per year, and a maximum of 15 instances per year, as compliant with NEBS Level 3. Please refer to Table for discrete points that constitute the thermal profile.

3. Implementation of either thermal profile should result in virtually no TCC activation. (See Section 6.2 for details on TCC activation).

4. Utilization of a thermal solution that exceeds the Short-Term Thermal Profile, or which operates at the Short-Term Thermal Profile for a duration longer than the limits specified in Note 2 above, do not meet the processor’s thermal specifications and may result in permanent damage to the processor.

5. Refer to the Dual-Core Intel® Xeon® Processor LV 5138 in Embedded Applications Thermal/Mechanical Design Guideline for system and environmental implementation details.

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 77

Thermal Specifications

Table 6-4. Dual-Core Intel® Xeon® Processor LV 5138 Nominal Thermal Profile Table

Power (W) T

_PROFILE_MIN_NOMINAL

10 52.4 15 56.1 20 59.7 25 63.4 30 67.1 35 70.8

CASE_MAX

=6.8 50.0

(°C)

Table 6-5. Dual-Core Intel® Xeon® Processor LV 5138 Short Term Thermal Profile Table

Power (W) T

_PROFILE_MIN_SHORT-TERM

5 63.7 10 67.4 15 71.1 20 74.7 25 78.4 30 82.1 35 85.8

CASE_MAX

=0 60.0

(°C)

Table 6-6. Dual-Core Intel® Xeon® Processor LV 5148 and Dual-Core Intel® Xeon®

Processor LV 5128 Thermal Specifications

Processor

Thermal

Design Power

(W)

Minimum

CASE

(°C)

5148 40 5 See Figure 6-3;

5128 40 5 See Figure 6-3;

Notes:

1. These values are specified at V the processor is not to be subjected to any static V specified I

2. Thermal Design Power (TDP) should be used for processor thermal solution design targets. TDP is not the maximum power that the processor can dissipate. TDP is measured at maximum T

3. These specifications are based pre-silicon estimates and simulations. These specifications will be updated with characterized data from silicon measurements in a future release of this document.

4. Power specifications are defined at all VIDs found in Table 2 -3. The Dual-Core Intel® Xeon® Processor LV 5148 may be shipped under multiple VIDs for each frequency.

5. FMB, or Flexible Motherboard, guidelines provide a design target for meeting all planned processor frequency requirements

. Please refer to the loadline specifications in Section 2.

for all processor frequencies. Systems must be designed to ensure

CC_MAX

Maximum

CASE

(°C)

Table 6-7;

and ICC combination wherein VCC exceeds V

Notes

1, 2, 3, 4, 5

CASE

CC_MAX

78 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Thermal Specifications

Figure 6-3. Dual-Core Intel® Xeon® Processor LV 5148 and Dual-Core Intel® Xeon®

Processor LV 5128 Thermal Profile

Temperature [C]

20 22 24 26 28 30 32 34 36 38 40

TCASE_MAX@TDP

Power [W]

Y = 0.450*x +40.0

Notes:

1. Please refer to Tab le 6-7 for discrete points that constitute the thermal profile.

2. Refer to the Dual-Core Intel system and environmental implementation details.

Xeon® Processor 5100 Series Thermal/Mechanical Design Guidelines for

Table 6-7. Dual-Core Intel® Xeon® Processor LV 5148 and Dual-Core Intel® Xeon®

Processor LV 5128 Thermal Profile Table

Power (W) T

_PROFILE_MIN

=22.2 50.0 25 51.3 30 53.5 35 55.8 40 58.0

CASE_MAX

(°C)

Table 6-8. Dual-Core Intel® Xeon® Processor 5160 Thermal Specifications

Core

Frequency

Launch to FMB 90 65 5 See Figure 6-4;

Notes:

1. These values are specified at V the processor is not to be subjected to an y static V specified I

2. Thermal Design Power (TDP) should be used for processor thermal solution design targets. TDP is not the maximum power that the processor can dissipate. TDP is measured at maximum T

3. These specifications are based pre-silicon estimates and simulations. These specifications will be updated with characterized data from silicon measurements in a future release of this document.

4. Power specifications are defined at all VIDs found in Table 2-3. The processor may be shipped under multiple VIDs for each frequency.

Maximum

Power

(W)

. Please refer to the loadline specifications in Section 2.

Thermal

Design Power

(W)

for all processor frequencies. Systems must be designed to ensure

CC_MAX

Minimum

CASE

(°C)

and ICC combination wherein VCC exceeds V

Maximum

CASE

(°C)

Table 6-9;

Table 6-10

CASE

Notes

1, 2, 3, 4, 5, 6,

CC_MAX

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 79

Thermal Specifications

5. FMB, or Flexible Motherboard, guidelines provide a design target for meeting all planned processor frequency requirements

6. These values only apply to the B-step of the Dual-Core Intel® Xeon® Processor 5160. For the G-step specifications, please refer to Table 6-1.

Figure 6-4.Dual-Core Intel® Xeon® Processor 5160 Thermal Profiles A and B

TCASE_MA X_B@TDP is a thermal solution design poin t. In actualit y, u nits wi ll

TCASE_MA X_B@TDP is a thermal solution design poin t. In actualit y, u nits wi ll not significantly exceed TCAS E_MAX_A due to TCC activation.

not significantly exceed TCAS E_MAX_A due to TCC activation.

TCASE_MAX_B@TDP

Temperature [C]

TCASE_MAX_B@TDP

TCASE_MAX_A@TDP

Thermal Profile B

Thermal Profile B Y = 0.282*x +42.4

Y = 0.282*x +42.4

Thermal Profile A

Thermal Profile A Y = 0.231*x +41.5

Y = 0.231*x +41.5

10 15 20 25 30 35 40 45 50 55 60 65 70 75 80

Power [W]

Notes:

1. Thermal Profile A is representative of a volumetrically unconstr ained p latform. Ple ase refer to Table 6-9 for discrete points that constitute the thermal profile.

2. Implementation of Thermal Profile A should result in virtually no TCC activation. Furthermore, utilization of thermal solutions that do not meet processor Thermal Profile A will result in increased probability of TCC activation and may incur measurable performance loss. (See Section 6.2 for details on TCC activation).

3. Thermal Profile B is representative of a volumetrically constrained platform. Please refer to Table 6 -10 for discrete points that constitute the thermal profile.

4. Implementation of Thermal Profile B will result in increased probability of TCC activation and measurable performance loss. Furthermore, utilization of thermal solutions that do not meet Thermal Profile B do not meet the processor’s thermal specifications and may result in permanent damage to the processor.

5. Refer to the Dual-Core Intel system and environmental implementation details.

6. This Thermal Profile apply to the B-step of the Dual-Core Intel® Xeon® Processor 5160 only.

Xeon® Processor 5100 Series Thermal/Mechanical Design Guidelines for

Table 6-9. Dual-Core Intel® Xeon® Processor 5160 Thermal Profile A Table (Sheet 1 of

Power (W) T

_PROFILE_MIN_A

=36.8 50.0 40 50.7 45 51.9 50 53.1 55 54.2 60 55.4 65 56.5

CASE_MAX

(°C)

80 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Thermal Specifications

Table 6-9. Dual-Core Intel® Xeon® Processor 5160 Thermal Profile A Table (Sheet 2 of

Power (W) T

70 57.7 75 58.8 80 60.0

CASE_MAX

(°C)

Table 6-10. Dual-Core Intel® Xeon® Processor 5160 Thermal Profile B Table

Power (W) T

_PROFILE_MIN_B

=27 50 35 52.3 40 53.7 45 55.1 50 56.5 55 57.9 60 59.3 65 60.7 70 62.1 75 63.6 80 65

CASE_MAX

(°C)

6.1.2 Thermal Metrology

The minimum and maximum case temperatures (T

Table 6-4, Table , Table 6-7, Table 6-9 and Table 6-10 and are measured at the

geometric top center of the processor integrated heat spreader (IHS). Figure 6-5 illustrates the location where T detailed guidelines on temperature measurement methodology, refer to the Dual-Core

Intel® Xeon® Processor 5100 Series Thermal/Mechanical Design Guidelines and Dual-Core Intel® Xeon® Processor LV 5138 in Embedded Applications Thermal/ Mechanical Design Guidelines.

) are specified in Table 6-2,

CASE

temperature measurements should be made. For

CASE

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 81

Thermal Specifications

Figure 6-5. Case Temperature (T

) Measurement Location

CASE

Note: Figure is not to scale and is for reference only.

6.2 Processor Thermal Features

6.2.1 Thermal Monitor Features

Dual-Core Intel® Xeon® Processor 5100 Series provides two thermal monitor features, Thermal Monitor (TM1) and Enhanced Thermal Monitor (TM2). The Thermal Monitor and Enhanced Thermal Monitor must both be enabled in BIOS for the processor to be operating within specifications. When both are enabled, TM2 will be activated first and TM1 will be added if TM2 is not effective.

6.2.1.1 Thermal Monitor (TM1)

The Thermal Monitor (TM1) feature helps control the processor temperature by activating the Thermal Control Circuit (TCC) when the processor silicon reaches its maximum operating temperature. The TCC reduces processor power consumption as needed by modulating (starting and stopping) the internal processor core clocks. The temperature at which Thermal Monitor activates the thermal control circuit is not user configurable and is not software visible. Bus traffic is snooped in the normal manner, and interrupt requests are latched (and serviced during the time that the clocks are on) while the TCC is active.

82 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Thermal Specifications

When the Thermal Monitor is enabled, and a high temperature situation exists (that is, TCC is active), the clocks will be modulated by alternately turning the clocks off and on at a duty cycle specific to the processor (typically 30 - 50%). Cycle times are processor speed dependent and will decrease as processor core frequencies increase. A small amount of hysteresis has been included to prevent rapid active/inactive transitions of the TCC when the processor temperature is near its maximum operating temperature. Once the temperature has dropped below the maximum operating temperature, and the hysteresis timer has expired, the TCC goes inactive and clock modulation ceases.

With a thermal solution designed to meet Thermal Profile A, it is anticipated that the TCC would only be activated for very short periods of time when running the most power intensive applications. The processor performance impact due to these brief periods of TCC activation is expected to be so minor that it would be immeasurable. A thermal solution that is designed to Thermal Profile B may cause a noticeable performance loss due to increased TCC activation. Thermal Solutions that exceed Thermal Profile B will exceed the maximum temperature specification and affect the long-term reliability of the processor. In addition, a thermal solution that is significantly under designed may not be capable of cooling the processor even when the TCC is active continuously. Refer to the Dual-Core Intel Thermal/Mechanical Design Guidelines or information on designing a thermal solution.

For the Dual-Core Intel® Xeon® Processor LV 5138, it is anticipated that the TCC would only be activated for very short periods of time when running the most power intensive applications. The processor performance impact due to these brief periods of TCC activation is expected to be so minor that it would be immeasurable. Utilization of a thermal solution that exceeds the Short-Term Thermal Profile, or which operates at the Short-Term Thermal Profile for a duration longer than the specified limits, do not meet the processor’s thermal specifications and may result in permanent damage to the processor. In addition, a thermal solution that is significantly under designed may not be capable of cooling the processor even when the TCC is active continuously. Refer to the Dual-Core Intel® Xeon® Processor LV 5138 in Embedded Applications Thermal/ Mechanical Design Guideline for information on designing a thermal solution." The duty cycle for the TCC, when activated by the Thermal Monitor, is factory configured and cannot be modified. The Thermal Monitor does not require any additional hardware, software drivers, or interrupt handling routines. Refer to the Dual-Core Intel® Xeon® Processor LV 5138 in Embedded Applications Thermal/Mechanical Design Guideline for information on designing a thermal solution.

Xeon® Processor 5100 Series

6.2.1.2 Enhanced Thermal Monitor (TM2)

The Dual-Core Intel® Xeon® Processor 5100 Series adds supports for an Enhanced Thermal Monitor capability known as Thermal Monitor 2 (TM2). This mechanism provides an efficient means for limiting the processor temperature by reducing the power consumption within the processor. TM2 requires support for dynamic VID transitions in the platform.

When TM2 is enabled, and a high temperature situation is detected, the Thermal Control Circuit (TCC) will be activated for both processor cores. The TCC causes the processor to adjust its operating frequency (via the bus multiplier) and input voltage (via the VID signals). This combination of reduced frequency and VID results in a reduction to the processor power consumption.

A processor enabled for TM2 includes two operating points, each consisting of a specific operating frequency and voltage, which is identical for both processor cores. The first operating point represents the normal operating condition for the processor. Under this condition, the core-frequency-to-system-bus multiplier utilized by the processor is that contained in the CLOCK_FLEX_MAX MSR and the VID that is specified in Table 2-3.

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 83

Thermal Specifications

The second operating point consists of both a lower operating frequency and voltage. The lowest operating frequency is determined by the lowest supported bus ratio (1/6 for the Dual-Core Intel

Xeon® Processor 5100 Series ). When the TCC is activated, the processor automatically transitions to the new frequency. This transition occurs rapidly , on the order of 5 µs. During the frequency transition, the processor is unable to service any bus requests, and consequently , all bus traffic is blocked. Edge-triggered interrupts will be latched and kept pending until the processor resumes operation at the new frequency.

Once the new operating frequency is engaged, the processor will transition to the new core operating voltage by issuing a new VID code to the voltage regulator. The voltage regulator must support dynamic VID steps in order to support Thermal Monitor 2. During the voltage change, it will be necessary to transition through multiple VID codes to reach the target operating voltage. Each step will be one VID table entry (see

Table 2-3). The processor continues to execute instructions during the voltage

transition. Operation at the lower voltage reduces the power consumption of the processor.

A small amount of hysteresis has been included to prevent rapid active/inactive transitions of the TCC when the processor temperature is near its maximum operating temperature. Once the temperature has dropped below the maximum operating temperature, and the hysteresis timer has expired, the operating frequency and voltage transition back to the normal system operating point. Transition of the VID code will occur first, in order to insure proper operation once the processor reaches its normal operating frequency. Refer to Figure 6-6 for an illustration of this ordering.

Figure 6-6. Thermal Monitor 2 Frequency and Voltage Ordering

TM2

Temperature

MAX

TM2

NOM

TM2

Frequency

Vcc

Time

T(hysterisis)

The PROCHOT# signal is asserted when a high temperature situation is detected, regardless of whether Thermal Monitor or Thermal Monitor 2 is enabled.

6.2.2 On-Demand Mode

The processor provides an auxiliary mechanism that allows system software to force the processor to reduce its power consumption. This mechanism is referred to as “OnDemand” mode and is distinct from the Thermal Monitor and Thermal Monitor 2 features. On-Demand mode is intended as a means to reduce system level power consumption. Systems utilizing the Dual-Core Intel must not rely on software usage of this mechanism to limit the processor temperature.

Xeon® Processor 5100 Series

84 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Thermal Specifications

If bit 4 of the IA32_CLOCK_MODULATION MSR is set to a ‘1’, the processor will immediately reduce its power consumption via modulation (starting and stopping) of the internal core clock, independent of the processor temperature. When using OnDemand mode, the duty cycle of the clock modulation is programmable via bits 3:1 of the same IA32_CLOCK_MODULATION MSR. In On-Demand mode, the duty cycle can be programmed from 12.5% on/ 87.5% off to 87.5% on/12.5% off in 12.5% increments. On-Demand mode may be used in conjunction with the Thermal Monitor; however, if the system tries to enable On-Demand mode at the same time the TCC is engaged, the factory configured duty cycle of the TCC will override the duty cycle selected by the On-Demand mode.

6.2.3 PROCHOT# Signal

An external signal, PROCHOT# (processor hot) is asserted when the processor die temperature of either processor cores has reached its factory configured trip point. If Thermal Monitor is enabled (note that Thermal Monitor must be enabled for the processor to be operating within specification), the TCC will be active when PROCHOT# is asserted. The processor can be configured to generate an interrupt upon the assertion or de-assertion of PROCHOT#. Refer to the Intel Architecture Software

Developer’s Manual and the Conroe and Woodcrest Processor Family BIOS Writer’s Guide for specific register and programming details.

PROCHOT# is designed to assert at or a few degrees higher than maximum T specified by Thermal Profile A) when dissipating TDP power, and cannot be interpreted as an indication of processor case temperature. This temperature delta accounts for processor package, lifetime and manufacturing variations and attempts to ensure the Thermal Control Circuit is not activated below maximum T power. There is no defined or fixed correlation between the PROCHOT# trip temperature, or the case temperature. Thermal solutions must be designed to the processor specifications and cannot be adjusted based on experimental measurements of T

, or PROCHOT#.

CASE

6.2.4 FORCEPR# Signal

The FORCEPR# (force power reduction) input can be used by the platform to cause the Dual-Core Intel Monitor is enabled, the TCC will be activated upon the assertion of the FORCEPR# signal. Assertion of the FORCEPR# signal will activate TCC for both processor cores. The TCC will remain active until the system deasserts FORCEPR#. FORCEPR# is an asynchronous input. FORCEPR# can be used to thermally protect other system components. To use the VR as an example, when FORCEPR# is asserted, the TCC circuit in the processor will activate, reducing the current consumption of the processor and the corresponding temperature of the VR.

It should be noted that assertion of FORCEPR# does not automatically assert PROCHOT#. As mentioned previously, the PROCHOT# signal is asserted when a high temperature situation is detected. A minimum pulse width of 500 when FORCEPR# is asserted by the system. Sustained activation of the FORCEPR# signal may cause noticeable platform performance degradation.

Xeon® Processor 5100 Series to activate the TCC. If the Thermal

when dissipating TDP

CASE

µs is recommended

CASE

(as

Refer to the appropriate platform design guidelines for details on implementing the FORCEPR# signal feature.

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 85

Thermal Specifications

6.2.5 THERMTRIP# Signal

Regardless of whether or not Thermal Monitor or Thermal Monitor 2 is enabled, in the event of a catastrophic cooling failure, the processor will automatically shut down when the silicon has reached an elevated temperature (refer to the THERMTRIP# definition in

Table 5-1). At this point, the FSB signal THERMTRIP# will go active and stay active as

described in Table 5-1. THERMTRIP# activation is independent of processor activity and does not generate any bus cycles. Intel also recommends the removal of V

6.3 Platform Environment Control Interface (PECI)

6.3.1 Introduction

The introduction of the Dual-Core Intel® Xeon® Processor 5100 Series marks the transition from thermal diodes to digital thermal sensors for fan speed control. Digital Thermal Sensors (DTS) are on-die, analog-to-digital temperature converters calibrated at the factory for reasonable accuracy to provide a digital representation of relative processor temperature. Data from the DTS are processed and stored in a processor register which is queried through the Platform Environment Control Interface (PECI). PECI is a proprietary one-wire bus interface that provides a communication channel between Intel processor and chipset components to external thermal monitoring devices. A topology diagram is given in Figure 6-7. The PECI bus offers:

• A wide speed range from 2 Kbps to 2 Mbps.

• CRC check byte used to efficiently and automatically confirm accurate data delivery

• Synchronization at the beginning of every message minimizes device timing accuracy requirements

The Platform Environment Control Interface (PECI) bus uses a single wire for selfclocking and data transfer, and requires no additional control lines. The physical layer is a self-clocked one-wire bus that begins each bit with a driven, rising edge from an idle level near zero volts. The duration of the signal driven high depends on whether the bit value is a logic '0' or logic '1'. PECI also includes variable data transfer rate established with every message. The single wire interface provides low board routing overhead for the multiple load connections in the congested routing area near the processor and chipset components. Bus speed, error checking, and low protocol overhead provides adequate link bandwidth and reliability to transfer critical device operating conditions and configuration information.

Note: The PECI interface is disabled by default, and must be enabled through BIOS by setting

PECI_EN (bit 0 of Model Specific Register PECI_CTL at address 05A0h) to 1.

86 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Thermal Specifications

Figure 6-7. PECI Topology

PECI Host Controller

PECI

Addr 0x30

PECI

Addr 0x31

For Dual-Core Intel® Xeon® Processor 5100 Series

Processor

(Socket 0)

Processor

(Socket 1)

6.3.1.1 Key Difference with Legacy Diode-Based Thermal Management

Fan speed control solutions utilize a TControl value stored in the processor IA32_TEMPERATURE_TARGET MSR. Prior to Dual-Core Intel® Xeon® Processor 5100 Series , TControl represented a diode temperature. With Dual-Core Intel Processor 5100 Series , TControl represents an offset from TCC activation temperature.The DTS outputs temperature offsets over the PECI interface in response to a GetT emp0() command and these offsets are relative v alues vs. an absolute values. The temperature reported over PECI is always a negative value and represents a delta below the onset of thermal control circuit (TCC) activation, as indicated by PROCHOT#. Therefore, as the temperature approaches TCC activation, the value approaches zero degrees Celsius. At zero degrees, the TCC activates as described in Section 6.2. A data format comparison is shown below in Figure 6-8.

While the Tcontrol value for PECI based digital temperature data is different than legacy, it will use the same processor register, and it will still be necessary for thermal management algorithms to use this new relative temperature format delivered over PECI to control fans or other temperature control methods.

Xeon

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 87

Thermal Specifications

Figure 6-8. Temperature Data Format Comparison: Thermal Diode vs. PECI Digital

Thermal Sensor

TControl

Setting

Fan Speed (RPM)

Min

Tdiode = 70C PECI = -20C

Temperature

Conceptual Fan Control Diagram on Desktop Platforms

(not intended to depict actual implementation)

Max

Tdiode = 80C PECI = -10C

6.3.1.2 Processor Thermal Data Sample Rate and Filtering

The DTS provides an improved capability to monitor device hot spots, which inherently leads to more varying temperature readings over short time interv als. The D TS sam ple interval range can be modified, and a data filtering algorithm can be activated to help moderate this. The DTS sample interval range is 82 µs (default) to 20 ms (max). This value can be set in BIOS.

To reduce the sample rate requirements on PECI and improve thermal data stability vs. time the processor DTS also implements an averaging algorithm that filters the incoming data. This is an alpha-beta filter with coefficients of 0.5, and is expressed mathematically as: Current_filtered_temp = (Previous_filtered_temp / 2) + (new_sensor_temp / 2). This filtering algorithm is fixed and cannot be changed. It is on by default and can be turned off in BIOS.

TCC Activation

Temperature

PECI = 0C

Host controllers should utilize the min/max sample times to determine the appropriate sample rate based on the controller's fan control algorithm and targeted response rate. The key items to take into account when settling on a fan control algorithm are the DTS sample rate, whether the temperature filter is enabled, how often the PECI host will poll the processor for temperature data, and the rate at which fan speed is changed. Depending on the designer’s specific requirements the DTS sample rate and alpha-beta filter may have no effect on the fan control algorithm.

6.3.2 PECI Specifications

6.3.2.1 PECI Device Address

The socket 0 PECI register resides at address 0x30 and socket 1 resides at 0x31.

6.3.2.2 PECI Command Support

The Dual-Core Intel® Xeon® Processor 5100 Series supports the PECI commands listed in Table 6-11:

88 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Thermal Specifications

Table 6-11. Supported PECI Command Functions and Codes

Command

Function

Ping() n/a

GetTemp0() 0x01

Code Comments

This command targets a valid PECI device address followed by zero Write Length and zero Read Length.

Write Length: 1 Read Length: 2 Returns the temperature of the processor in Domain 0

6.3.2.3 PECI Fault Handling Requirements

PECI is largely a fault tolerant interface, including noise immunity and error checking improvements over other comparable industry standard interfaces. The PECI client is as reliable as the device that it is embedded in, and thus given operating conditions that fall under the specification, the PECI will always respond to requests and the protocol itself can be relied upon to detect any transmission failures. There are, however, certain scenarios where the PECI is know to be unresponsive.

Prior to a power on RESET# and during RESET# assertion, PECI is not guaranteed to provide reliable thermal data. System designs should implement a default power-on condition that ensures proper processor operation during the time frame when reliable data is not available via PECI.

To protect platforms from potential operational or safety issues due to an abnormal condition on PECI, the Host controller should take action to protect the system from possible damaging states. If the Host controller cannot complete a valid PECI transactions of GetTemp0() with a given PECI device over 3 consecutive failed transactions or a one second max specified interval, then it should take appropriate actions to protect the corresponding device and/or other system components from overheating. The host controller may also implement an alert to software in the event of a critical or continuous fault condition.

6.3.2.4 PECI GetTemp0() Error Code Support

The error codes supported for the processor GetTemp0() command are listed in

Table 6-12 below:

Table 6-12. GetTemp0() Error Codes

Error Code Description

0x8000 General sensor error

0x8002

Sensor is operational, but has detected a temperature below its operational range (underflow), currently 30

C absolute temperature.

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 89

Thermal Specifications

90 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Features

7 Features

7.1 Power-On Configuration Options

Several configuration options can be configured by hardware. The Dual-Core Intel Xeon® Processor 5100 Series samples its hardware configuration at reset, on the active-to-inactive transition of RESET#. For specifics on these options, please refer to

Table 7-1.

The sampled information configures the processor for subsequent operation. These configuration options cannot be changed except by another reset. All resets reconfigure the processor, for reset purposes, the processor does not distinguish between a “warm” reset (PWRGOOD signal remains asserted) and a “power-on” reset.

Table 7-1. Power-On Configuration Option Lands

Configuration Option Land Name Notes

Output tri state SMI# 1,2 Execute BIST (Built-In Self Test) A3# 1,2 Disable MCERR# observation A9# 1,2 Disable BINIT# observation A10# 1,2 Symmetric agent arbitration ID BR[1:0]# 1,2

Notes:

1. Asserting this signal during RESET# will select the corresponding option.

2. Address lands not identified in this table as configuration options should not be asserted during RESET#.

7.2 Clock Control and Low Power States

The Dual-Core Intel® Xeon® Processor 5100 Series supports the Extended HALT state (also referred to as C1E) in addition to the HALT state and Stop-Grant state to reduce power consumption by stopping the clock to internal sections of the processor, depending on each particular state. See Figure 7-1 for a visual representation of the processor low power states. The Extended HALT state is a lower power state than the HALT state or Stop Grant state.

The Extended HALT state must be enabled via the BIOS for the processor to remain within its specifications. Refer to the Conroe and Woodcrest Processor

Family BIOS Writer’s Guide. For processors that are already running at the lowest bus to core frequency ratio for its nominal operating point, the processor will transition to the HALT state instead of the Extended HALT state.

The Stop Grant state requires chipset and BIOS support on multiprocessor systems. In a multiprocessor system, all the STPCLK# signals are bussed together, thus all processors are affected in unison. When the STPCLK# signal is asserted, the processor enters the Stop Grant state, issuing a Stop Grant Special Bus Cycle (SBC) for each processor. The chipset needs to account for a variable number of processors asserting the Stop Grant SBC on the bus before allowing the processor to be transitioned into one of the lower processor power states. Refer to the applicable chipset specification for more information.

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 91

7.2.1 Normal State

This is the normal operating state for the processor.

7.2.2 HALT or Extended HALT State

The Extended HALT state (C1E) is enabled via the BIOS. The Extended HALT state must be enabled for the processor to remain within its specifications. The

Extended HALT state requires support for dynamic VID transitions in the platform.

7.2.2.1 HALT State

HALT is a low power state entered when the processor have executed the HALT or MWAIT instruction. When one of the processor cores execute the HALT or MWAIT instruction, that processor core is halted; however, the other processor continues normal operation. The processor will transition to the Normal state upon the occurrence of SMI#, BINIT#, INIT#, LINT[1:0] (NMI, INTR), or an interrupt delivered over the front side bus. RESET# will cause the processor to immediately initialize itself.

Features

The return from a System Management Interrupt (SMI) handler can be to either Normal Mode or the HALT state. See the IA-32 Intel Developer's Manual, Volume III: System Programming Guide for more information.

The system can generate a STPCLK# while the processor is in the HAL T state. When the system deasserts STPCLK#, the processor will return execution to the HALT state.

While in HALT state, the processor will process front side bus snoops and interrupts.

7.2.2.2 Extended HALT State

Extended HALT state is a low power state entered when both processor cores have executed the HALT or MWAIT instructions and Extended HALT state has been enabled via the BIOS. When one of the processor cores executes the HALT instruction, that processor core is halted; however, the other processor core continues normal operation. The Extended HALT state is a lower power state than the HALT state or Stop Grant state. The Extended HALT state must be enabled for the processor to remain within its specifications.

The processor will automatically transition to a lower core frequency and voltage operating point before entering the Extended HALT state. Note that the processor FSB frequency is not altered; only the internal core frequency is changed. When entering the low power state, the processor will first switch to the lower bus to core frequency ratio and then transition to the lower voltage (VID).

While in the Extended HALT state, the processor will process bus snoops.

Architecture Software

92 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Features

Table 7-2. Extended HALT Maximum Power B-step

Symbol Parameter Min Typ Max Unit Notes

EXTENDED_HALT

Dual-Core Intel® Xeon® Processor LV 5148

EXTENDED_HALT

Dual-Core Intel Xeon® Processor 5100 Series

EXTENDED_HALT

Dual-Core Intel® Xeon® Processor 5160

Extended HALT State

Power

Extended HALT State

Power

Extended HALT State

Power

14 W 1

24/27 W 1,2

24 W 1

Note:

1. The specification is at Tcase = 50 VID when running in HALT state.

2. Processors running in the lowest bus r atio s upported as shown in Table 2-1, will enter the HALT State when the processor has executed the HALT or MWAIT instruction since the processor is already operating in the lowest core frequency and voltage operating point. Values represents SKUS with Extended HALT state (24 W) and without Extended HALT state (27 W).

C and nominal Vcc. The VID setting represents the maximum expected

Table 7-3. Extended HALT Maximum Power G-step

Symbol Parameter Min Typ Max Unit Notes

EXTENDED_HALT

Dual-Core Intel® Xeon® Processor LV 5148/5138/5128

EXTENDED_HALT

Dual-Core Intel Xeon® Processor 5100 Series

Note:

1. The specification is at Tcase = 35 VID when running in HALT state.

Extended HALT State

Power

Extended HALT State

Power

C and nominal Vcc. The VID setting represents the maximum expected

The processor exits the Extended HALT state when a break event occurs. When the processor exits the Extended HALT state, it will first transition the VID to the original value and then change the bus to core frequency ratio back to the original value.

6W 1

8/12/27 W 1,2

Note: Processors running in the lowest bus ratio supported as shown in Table 2-1, will enter

the HALT State when the processor has executed the HALT or MWAIT instruction since the processor is already operating in the lowest core frequency and voltage operating point.

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 93

Figure 7-1. Stop Clock State Machine

Normal State

Normal execution

STPCLK# Asserted

STPCLK# De-asserted

HALT or MWA IT Instruction and HALT Bus Cycle Generated

INIT # , B INIT#, INT R, NMI, S MI#, RESET#, FSB interrupts

Features

Extended HALT or HALT State

BCLK running Snoops and interrupts allowed

Snoop

Event

Occurs

Extended HALT Snoop or HALT Snoop State

BCLK running Service snoops to caches

Snoop

Event

Serviced

Stop Grant State

BCLK running Snoops and interrupts allowed

7.2.3 Stop-Grant State

When the STPCLK# pin is asserted, the Stop-Grant state of the processor is entered 20 bus clocks after the response phase of the processor issued Stop Grant Acknowledge special bus cycle. Once the STPCLK# pin has been asserted, it may only be deasserted once the processor is in the Stop Grant state. Both processor cores will enter the StopGrant state once the STPCLK# pin is asserted. Additionally, both processor cores must be in the Stop Grant state before the deassertion of STPCLK#.

Since the AGTL+ signal pins receive power from the front side bus, these pins should not be driven (allowing the level to return to V termination resistors in this state. In addition, all other input pins on the front side bus should be driven to the inactive state.

BINIT# will not be serviced while the processor is in Stop-Grant state. The event will be latched and can be serviced by software upon exit from the Stop Grant state.

RESET# will cause the processor to immediately initialize itself, but the processor will stay in Stop-Grant state. A transition back to the Normal state will occur with the deassertion of the STPCLK# signal.

Snoop Event Occurs

Snoop Event Serviced

TT) for minimum power drawn by the

Stop Grant Snoop State

BCLK running Service snoops to caches

A transition to the Grant Snoop state will occur when the processor detects a snoop on the front side bus (see Section 7.2.4.1).

94 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Features

While in the Stop-Grant state, SMI#, INIT#, BINIT# and LINT[1:0] will be latched by the processor, and only serviced when the processor returns to the Normal state. Only one occurrence of each event will be recognized upon return to the Normal state.

While in Stop-Grant state, the processor will process snoops on the front side bus and it will latch interrupts delivered on the front side bus.

The PBE# signal can be driven when the processor is in Stop-Grant state. PBE# will be asserted if there is any pending interrupt latched within the processor. Pending interrupts that are blocked by the EFLAGS.IF bit being clear will still cause assertion of PBE#. Assertion of PBE# indicates to system logic that it should return the processor to the Normal state.

7.2.4 Extended HALT Snoop or HALT Snoop State, Stop Grant Snoop State

The Extended HAL T Snoop state is used in conjunction with the Extended HAL T state. If the Extended HALT state is not enabled in the BIOS, the default Snoop state entered will be the HALT Snoop state. Refer to the sections below for details on HALT Snoop state, Stop Grant Snoop state and Extended HALT Snoop state.

7.2.4.1 HALT Snoop State, Stop Grant Snoop State

The processor will respond to snoop or interrupt transactions on the front side bus while in Stop-Grant state or in HALT state. During a snoop or interrupt transaction, the processor enters the HAL T/Gr ant Snoop state. The processor will stay in this state until the snoop on the front side bus has been serviced (whether by the processor or another agent on the front side bus) or the interrupt has been latched. After the snoop is serviced or the interrupt is latched, the processor will return to the Stop-Grant state or HALT state, as appropriate.

7.2.4.2 Extended HALT Snoop State

The Extended HALT Snoop state is the default Snoop state when the Extended HALT state is enabled via the BIOS. The processor will remain in the lower bus to core frequency ratio and VID operating point of the Extended HALT state.

While in the Extended HALT Snoop state, snoops and interrupt transactions are handled the same way as in the HAL T Snoop state. After the snoop is serviced or the interrupt is latched, the processor will return to the Extended HALT state.

7.3 Enhanced Intel SpeedStep® Technology

Dual-Core Intel® Xeon® Processor 5100 Series supports Enhanced Intel SpeedStep Technology. This technology enables the processor to switch between multiple frequency and voltage points, which results in platform power savings. Enhanced Intel SpeedStep® Technology requires support for dynamic VID transitions in the platform. Switching between voltage/frequency states is software controlled.

Note: Not all Dual-Core Intel

Enhanced Intel SpeedStep will support this feature is provided in the Dual-Core Intel® Xeon® Processor 5100 Series Specification Update.

Xeon® Processor 5100 Series are capable of supporting

Technology. More details on which processor frequencies

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 95

Features

Enhanced Intel SpeedStep® Technology creates processor performance states (Pstates) or voltage/frequency operating points. P-states are lower power capability states within the Normal state as shown in Figure 7-1. Enhanced Intel SpeedStep

Te chnology enabl es real-time dynamic switching between frequency and voltage points. It alters the performance of the processor by changing the bus to core frequency ratio and voltage. This allows the processor to run at different core frequencies and voltages to best serve the performance and power requirements of the processor and system. The Dual-Core Intel

Xeon® Processor 5100 Series has hardware logic that coordinates the requested voltage (VID) between the processor cores. The highest voltage that is requested for either of the processor cores is selected for that processor package. Note that the front side bus is not altered; only the internal core frequency is changed. In order to run at reduced power consumption, the voltage is altered in step with the bus ratio.

The following are key features of Enhanced Intel SpeedStep

Technology:

• Multiple voltage/frequency operating points provide optimal performance at reduced power consumption.

• Voltage/frequency selection is software controlled by writing to processor MSR’s (Model Specific Registers), thus eliminating chipset dependency.

— If the target frequency is higher than the current frequency , V

in steps (+12.5 mV) by placing a new value on the VID signals and the

is incremented

processor shifts to the new frequency. Note that the top frequency for the processor can not be exceeded.

— If the target frequency is lower than the current frequency , the processor shifts

to the new frequency and V changing the target VID through the VID signals.

is then decremented in steps (-12.5 mV) by

96 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Boxed Processor Specifications

8 Boxed Processor Specifications

8.1 Introduction

Intel boxed processors are intended for system integrators who build systems from components available through distribution channels. The Dual-Core Intel® Xeon Processor 5100 Series will be offered as an Intel boxed processor.

Intel will offer the Dual-Core Intel® Xeon® Processor 5100 Series with two heat sink configurations available for each processor frequency: 1U passive/3U+ active combination solution and a 2U passive only solution. The 1U passive/3U+ active combination solution is based on a 1U passive heat sink with a removable fan that will be pre-attached at shipping. This heat sink solution is intended to be used as either a 1U passive heat sink, or a 3U+ active heat sink. Although the active combination solution with removable fan mechanically fits into a 2U keepout, its use is not recommended in that configuration.

The 1U passive/3U+ active combination solution in the active fan configuration is primarily designed to be used in a pedestal chassis where sufficient air inlet space is present and strong side directional airflow is not an issue. The 1U passive/3U+ active combination solution with the fan removed and the 2U passive thermal solution require the use of chassis ducting and are targeted for use in rack mount or pedestal servers. The retention solution used for these products is called the Common Enabling Kit, or CEK. The CEK base is compatible with both thermal solutions and uses the same hole locations as the Intel

The 1U passive/3U+ active combination solution will utilize a removable fan capable of 4-pin pulse width modulated (PWM) control. Use of a 4-pin PWM controlled active thermal solution helps customers meet acoustic targets in pedestal platforms through the motherboards’s ability to directly control the RPM of the processor heat sink fan. See Section 8.3 for more details on fan speed control, and see Section 6.3 for more on the PWM and PECI interface along with Digital Thermal Sensors (DTS). Figure 8-1 through Figure 8-3 are representations of the two heat sink solutions.

Xeon® processor with 800 MHz system bus.

Figure 8-1. Boxed Dual-Core Intel

1U Passive/3U+ Active Combination Heat Sink (With Removable Fan)

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 97

Xeon® Processor 5100 Series

Boxed Processor Specifications

Figure 8-2. Boxed Dual-Core Intel® Xeon® Processor 5100 Series 2U Passive Heat Sink

Figure 8-3. 2U Passive Dual-Core Intel

Xeon® Processor 5100 Series Thermal Solution

(Exploded View)

Notes:

1. The heat sinks represented in these images are for reference only, and may not represent the final boxed processor heat sinks.

2. The screws, springs, and standoffs will be captiv e to the he at sink. This image shows all of the compon ents in an exploded view.

3. It is intended that the CEK spring will ship with the base board and be pre-attached prior to shipping.

98 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Boxed Processor Specifications

8.2 Mechanical Specifications

This section documents the mechanical specifications of the boxed processor.

8.2.1 Boxed Processor Heat Sink Dimensions (CEK)

The boxed processor will be shipped with an unattached thermal solution. Clearance is required around the thermal solution to ensure unimpeded airflow for proper cooling. The physical space requirements and dimensions for the boxed processor and assembled heat sink are shown in Figure 8-4 through Figure 8-8. Figure 8-9 through

Figure 8-10 are the mechanical drawings for the 4-pin board fan header and 4-pin

connector used for the active CEK fan heat sink solution.

Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 99

Figure 8-4. Top Side Board Keepout Zones (Part 1)

Boxed Processor Specifications

100 Dual-Core Intel

Xeon® Processor 5100 Series Datasheet

Intel 5148LV - Xeon Dual Core Active H, 5110 - Xeon Dual Core Pass Hs, Dual-Core Xeon 5100 Series Datasheet

Specifications and Main Features

Frequently Asked Questions

User Manual