Dell E6500 Schematics

Page 1
A
B
COMPAL CONFIDENTIAL
C
D
E
1 1
PCB NO : BOM NO :
LA-4041P (DA800009Y1L) 43153231L01(TPM)
MODEL NAME :
JAL20
43153231L02 (Non TPM)
M09 Maybach UMA
2 2
uFCPGA Mobile Penryn
Intel Cantiga GM + ICH9M
http://hobi-elektronika.net/
2008-06-16
REV : 1.0(A00)
3 3
@ : Nopop Component
3@ : disable TPM
4@ : enable TPM
Fix Function Field
4 4
MB PCB
MB PCB
Part Number Description
Part Number Description
DA800009Y1L
DA800009Y1L
A
PCB 03N LA-4041P REV1 M/B
PCB 03N LA-4041P REV1 M/B
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
B
C
D
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
Cover Sheet
Cover Sheet
Cover Sheet
LA-4041P
LA-4041P
LA-4041P
156Monday, June 16, 2008
156Monday, June 16, 2008
156Monday, June 16, 2008
E
of
of
of
Page 2
A
B
C
D
E
Block Diagram Compal confidential Model : JAL20
1 1
CRT CONN
+5V_RUN
RGB
DP CONN
+3.3V_RUN
FAN
+FAN1_VOUT
page 20
SVID
page 21
page 18
RGB
DPB
DPB
LVDS CONN
+INV_PWR_SRC +5V_ALW
2 2
+LOM_VCT +DOCK_PWR_BAR
PCIE4
Express card
+3.3V_CARDAUX +1.5V_CARD +3.3V_CARD
3 3
page 32
USB[7]
DOCKING PORT
page 35
USB[8,9]
SATA3
DOCK LPC BUS
PCIE3 PCIE2 PCIE1
Mini Card3
WPAN/BT/Robson
+1.5V_RUN
page 34
USB[6]
DAI
+3.3V_RUN/ +1.5V_RUN 100MHz
+3.3V_RUN +LCDVDD
SD/MMC CONN
+3.3V_RUN_CARD
Through CABLE to SD Board
page 31
Mini Card2
WLAN
+3.3V_WLAN +1.5V_RUN
page 34 page 34
USB[4] USB[5]
Smart Card
+SC_VCC
RFID
page 36
page 19
+3.3V_RUN
PCI Express BUS
Mini Card 1
WWAN
+3.3V_RUN +1.5V_RUN+3.3V_RUN +SIM_PWR
page 36
+3.3V_RUN
Through Cable
Biometric
+5V_RUN +3.3V_RUN
4 4
VCORE (IMVP-6)
page 47
CHARGER
page 48 page 43
1.5V/1.05V
page 45
A
NB_CORE3V/5V
DC IN/BATT IN
page 33
page 49page 44
+5V_ALW
+5V_RUN +3.3V_ALW +3.3V_RUN
Selector
1.8V/0.9V
B
Thermal
GUARDIAN III EMC4002
+3.3V_M
Vedio Switch TS3DV520ERHUR
+3.3V_RUN
page 20
DP Switch TS2DP512
+5V_RUN
page 21
PCI BUS
IDSEL:AD17 (GNT1#,REQ1#) (PIRQB#,PIRQD#,PIRQC#)
CardBus R5C847
page 31,32
Through CABLE to IO Board
SIM card
page 34
73S8009CN
page 36
USBH
SMBUS
Touch Pad
page 39
page 50
page 46
page 18
RGB
SVID
DPB
DPC
LVDS
+3VRUN 33MHz
SNIFFER
IEEE1394
page 31
USH
BCM5880
+3.3V_RUN +2.5V_AVDD_5880 +1.2V_AVDD_5880
USB[10]
BC BUS
Stick
+3.3V_ALW
Int.KBD & Stick
Pentium-M
Penryn -4MB (Socket P)
+1.5V_RUN +VCC_CORE +1.05V_VCCP
H_A#(3..35) H_D#(0..63)
+3.3V_RUN +1.8V_MEM +1.5V_RUN +1.05V_M +VCC_GFXCORE +1.05V_VCCP
uFCPGA CPU
478pin
System Bus
FSB 800/1066 MHz
INTEL
Cantiga
1329pin BGA
page 10,11,12,13,14,15
DMI
+1.5V_RUN 100MHz
TPM1.2
page 36
+RTC_CELL
+1.05V_VCCP
+3.3V_RUN +1.5V_RUN
+3.3V_ALW_ICH
+3.3V_LAN
LPC BUS
+3.3V_RUN 33MHz
INTEL
ICH9-M
676pin BGA
SPI
W25X32VSSIG
+3.3V_LAN
SMSC KBC
MEC5035
+RTC_CELL +3.3V_ALW
ECE1077
page 39
page 38
C
BC BUS
DOCK LPC BUS
page 7,8,9
page 22,23,24,25
page 24
32Mbit
48MHz
GLCI/LCI
Azalia I/F
S-ATA 0/1
SATA1 SATA0
E-Module
+5V_MOD
page 26
SMSC SIO
ECE5028
+3.3V_ALW
page 37
Memory BUS (DDR2)
+1.8V_MEM 667 / 800MHz
USB[11]
Repeater
USB[2,3] L SIDE
USB[0,1] R SIDE
+3V_RUN/ +1.5V_RUN 100MHz
S-HDD
+5V_HDD +3.3V_HDD
page 26
MDC
+3V_SUS
page 33
On IO/B
RJ11
MDC Cable
D
CPU ITP Port
+1.05V_VCCP
SATA4
page 7
Camera
+5V_RUN
E-SATA
USB Ports X2
+5V_ALW
+5V_ALW
page 33
USB Ports X2
page 33
AMP & INT. Speaker
+5V_RUN
Azalia Codec
92HD71B
+3.3V_RUN
+VDDA
page 27
+3.3V_RUN
SSM2602
+3.3V_RUN
Dig. MIC
page 19
Through LVDS Cable
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
Block Diagram
Block Diagram
Block Diagram LA-4041P
LA-4041P
LA-4041P
Clock Generator CK505
SLG8LP554
+3.3V_M
DDRII-DIMM X2 BANK 0, 1, 2, 3, 4 ,5 ,6 ,7 ,8
+1.8V_MEM +0.9V_DDR_VTT
page 19
page 16,17
Through LVDS Cable
USB2 : Left side top USB3 Left side bottom
USB0 : Right side pair top USB1 : Right side pair bottom
On IO/B
Intel Boazman
82567LM
+3.3V_ALW +1.8V_LAN_M
page 28
+1V_LAN_M
LAN SWITCH PI3L500-AZFEX
+3.3V_LAN
HeadPhone & MIC Jack
page 33
On IO/B
DAI
E
DOCK
256Thursday, June 05, 2008
256Thursday, June 05, 2008
256Thursday, June 05, 2008
page 27
page6
PCIE6
RJ45
page 33
of
of
of
page 29
pg 30
Page 3
5
4
3
2
1
POWER STATES
State
D D
S0 (Full ON) / M0
S3 (Suspend to RAM) / M1
S4 (Suspend to DISK) / M1 ON ON ON ONOFF
S5 (SOFT OFF) / M1 ON ON ON ONOFFLOW HIGH LOW HIGHLOW
S3 (Suspend to RAM) / M-OFF
S4 (Suspend to DISK) / M-OFF
S5 (SOFT OFF) / M-OFF
Signal
SLP
SLP
S3#
S4#
HIGH HIGH HIGH
HIGH
LOW HIGH HIGH HIGH ON ON ON ONOFF
LOW HIGH HIGH HIGHLOW
LOW HIGH HIGH HIGH LOW ON ONOFF OFF OFF
LOW LOW LOW LOW ON OFF OFF OFF OFF
LOW LOW LOW LOW LOW ON OFF OFF OFF OFF
SLP S5#
HIGH
S4 STATE#
SLP M#
HIGH
HIGH
ALWAYS PLANE
ON
M PLANE
ON
SUS
RUN
PLANE
PLANE
ON ON ON
CLOCKS
ICH9-M
USB PORT#
0 1 2 3 4 5 6 7
DESTINATION JUSB1 (Ext Right Side Top) JUSB1 (Ext Right Side Bottom) JESA1 (Ext Left Side Top) JESA1 (Ext Left Side Bottom) WLAN WWAN WPAN Card Bus/Express card DOCKING8
C C
PM TABLE
State
power plane
+15V_ALW +5V_ALW +3.3V_ALW_ICH +3.3V_RTC_LDO
+3.3V_SUS +1.8V_MEM
+5V_RUN +3.3V_RUN +2.5V_RUN +1.5V_RUN +0.9V_DDR_VTT +VCC_GFXCORE +VCC_CORE +1.05V_VCCP
+3.3V_M +1.05V_M +1.05V_M
+3.3V_M
(M-OFF)
http://hobi-elektronika.net/
PCI EXPRESS
Lane 1
ON
ON
ON
ON
OFF
OFF
OFFOFF
Lane 2 Lane 3 Lane 4 Lane 5
S0
S3
B B
S5 S4/AC
S5 S4/AC don't exist
ON
ON
ON ON
ON
OFF
OFFOFF
OFFON
OFF
OFF
9
11
DESTINATION MINI CARD-1 WWAN MINI CARD-2 WLAN MINI CARD-3 BT/UWB EXPRESS CARD None
DOCKING USH->BIO10 Camera
Lane 6
10/100/1G LAN
PCI TABLE
REQ#/GNT#
R5C847 REQ#1 / GNT#1AD17
A A
PIRQPCI DEVICE IDSEL
PIRQ[B..D]
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
5
4
3
2
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
Index and Config.
Index and Config.
Index and Config.
LA-4041P
LA-4041P
LA-4041P
356Thursday, June 05, 2008
356Thursday, June 05, 2008
356Thursday, June 05, 2008
1
of
of
of
Page 4
5
4
3
2
1
RUN_ON
SI3457DV ( Q17 )
+INV_PWR_SRC
ADAPTER
D D
GFX_CORE_ON
ADP3209
(PU11)
+VGFX_COREP
+PWR_SRC
BATTERY
CHARGER
C C
ALW_ON
SN0608098
MAX8786
(PU7)
IMVP_VR_ON
+VCC_CORE
TPS51116
(PU4)
DDR_ON
0.9V_DDR_VTT_ON
+1.8V_MEM +0.9V_DDR_VTT
(PU2)
SN0608098
(PU3)
M_ON
1.5V_RUN_ON
+1.05V_M +1.5V_RUN
SN0608098
(PU2)
ENAB_3VLAN
STS11NF30L
(Q44)
ALWON
+3.3V_ALW
3.3V_RUN_ON
SI4336DY
(Q61)
ICH_ALW_ON
SI3456BDV
SUS_ON
(Q54)
STS11NF30L
(Q60)
M_ON
SI3456BDV
(Q66)
http://hobi-elektronika.net/
+5V_ALW
B B
RUN_ON
+5V_RUNSTS11NF30L
(Q55)
+15V_ALW
HDDC_EN
A A
+5V_HDD
MODC_EN
SI3456BDVSI3456BDV
(Q29)(Q32)
+5V_MOD
RUN_ON
MAX9789A
(U22)
+VDDA
+1.05V_VCCP
1.05V_RUN_ON
SI34336DY
(Q67)
+3.3V_LAN
REGCTL_PNP18
BCP69 (Q45)
+1.8V_LAN_M
+3.3V_RUN
EMC4002 LDO Out
(U3)
+1.8V_RUN
+3.3V_ALW_ICH
+3.3V_SUS
+3.3V_M
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
5
4
3
2
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
Power Rail
Power Rail
Power Rail LA-4041P
LA-4041P
LA-4041P
456Thursday, June 05, 2008
456Thursday, June 05, 2008
456Thursday, June 05, 2008
1
of
of
of
Page 5
5
G16
ICH_SMBCLK ICH_SMBDATA
A13
ICH9-M
D D
C17 B18
AMT_SMBCLK AMT_SMBDAT
2.2K
2.2K
10K
10K
4
+3.3V_ALW_ICH
+3.3V_ALW_ICH
2N7002 2N7002
MEM_SCLK MEM_SDATA
3
2.2K
2.2K
+3.3V_M
197 195
DIMMA
197 195
DIMMB
SMBUS Address [TBD]
SMBUS Address [TBD]
2
1
2.2K
9493
2A 2A
6
5
DOCK_SMB_CLK DOCK_SMB_DAT
1A
1A
2.2K
+5V_ALW
6
5
DOCKING
SMBUS Address [TBD]
2.2K
8
2.2K
7
LCD_SMBCLK LCD_SMDATA
C C
1B 1B
+3.3V_ALW
6
INVERTER
5
(JLVDS)
SMBUS Address [TBD]
2.2K
2.2K
PBAT_SMBCLK
112
10 9
100 99
98 97
PBAT_SMBDAT
CARD_SMBCLK CARD_SMBDAT
KBC
B B
1C1C111
1D 1D
1E 1E
1F 1F
MEC 5035
96
1G
95
1H
2.2K
12
1H
1H
A A
1J 1J
1K 1K
5
CKG_SMBDAT
13
CKG_SMBCLK
106 105
Dedicated JTAG
103 102
Dedicated JTAG
2.2K
9
Charger
10
SMBUS Address [TBD]
+3.3V_ALW
2.2K
2.2K
+3.3V_ALW
4
100 ohm 100 ohm
+3.3V_ALW
3
BATTERY
4
CONN
2N7002 2N7002
2N7002 2N7002
SMBUS Address [TBD]
2.2K
2.2K CLK_SDATA
CLK_SCLK
DAI_SMBDATA DAI_SMBCLK
2.2K
2.2K
3
+3.3V_M
2N7002 2N7002
2N7002 2N7002
2N7002 2N7002
17
16
CLK GEN
SMBUS Address [TBD]
DAI
SMBUS Address [TBD]
+3.3V_RUN
2.2K
2.2K
EXP_SMBCLK EXP_SMBDATA
2.2K
2.2K
WLAN_SMBCLK WLAN_SMBDATA
2.2K
2.2K
MINI_SMBCLK MINI_SMBDATA
30
32
WWAN
2
+3.3V_SUS
7 8
Express card
+3.3V_WLAN
30 32
WLAN
+3.3V_RUN
30 32
BT/UWB
SMBUS Address [TBD]
SMBUS Address [TBD]
SMBUS Address [TBD]
SMBUS Address [TBD]
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
SMBUS TOPOLOGY
SMBUS TOPOLOGY
SMBUS TOPOLOGY LA-4041P
LA-4041P
LA-4041P
556Thursday, June 05, 2008
556Thursday, June 05, 2008
556Thursday, June 05, 2008
1
of
of
of
Page 6
5
+3.3V_M
1 2
R3
@R3
@
0_0402_5%~D
0_0402_5%~D
CKG_SMBDAT<27,38,48>
D D
CKG_SMBCLK<27,38,48>
FSC FSB FSA CPU
CLKSEL2 CLKSEL0CLKSEL1
000
*
00
0
1
11
C C
0
1
1
0
11
+3.3V_M
12
R51
@R51
@
10K_0402_5%~D
10K_0402_5%~D
FSA
12
R55
@R55
@
10K_0402_5%~D
10K_0402_5%~D
B B
+3.3V_RUN
10K_0402_5%~D
10K_0402_5%~D
R43
R43
1 2
PCI_DOCK
R46
R46
PCI_ICH
R50
R50
R54
R54
*
*
*
+3.3V_RUN
10K_0402_5%~D
10K_0402_5%~D
1 2
+3.3V_RUN
10K_0402_5%~D
10K_0402_5%~D
@
@
1 2
A A
PCI_SIO
10K_0402_5%~D
10K_0402_5%~D
12
6 1
Q1A
Q1A 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
+3.3V_M
2 5
Q1B
Q1B 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
3
1 2
R9
@R9
@
0_0402_5%~D
0_0402_5%~D
4
SRC
MHz
MHz
100
266
1
0
00
1
0
TME
0 1
ITP_EN
0 1 Pin 5/6 as CPU_ITP
FCTSEL1 PIN43 PIN44 PIN47 PIN48
0=UMA
1=DIS
100
133
100
200
100
166
100
333
100
100
100
400
PIN 32 overclocking enabled overclocling disabled
PIN 37 Pin 5/6 as SRC_10
DOT96T DOT96C 96/100M_T 96/100M_C
27M_out 27M SSout SRCT0 SRCC0
12
PCI MHz
33.3
33.3
33.3
33.3
33.3
33.3
33.3
2.2K_0402_5%~DR12.2K_0402_5%~D
2.2K_0402_5%~DR22.2K_0402_5%~D
12
R1
Place crystal within 500 mils of CK505
R2
CLK_SDATA
CLK_SCLK
CPU_MCH_BSEL0<8,10> CPU_MCH_BSEL1<8,10>
CPU_MCH_BSEL2<8,10>
CLK_ICH_48M<24>
CLK_PCI_5028<37>
CLK_PCI_TPM<36> CLK_PCI_PCM<31>
CLK_PCI_DOCK<35>
CLK_PCI_5035<38>
CLK_ICH_14M<24> CLK_SIO_14M<37> MCH_DREFCLK<10> MCH_DREFCLK#<10>
CLK_PCI_ICH<22>
CLK_PWRGD<24>
0=UMA 1=Disc. GRFX down
5
4
1 2
0.1U_0402_16V4Z~DC10.1U_0402_16V4Z~D
1
2
0.047U_0402_16V4Z~D
0.047U_0402_16V4Z~D
4.7U_0603_6.3V4Z~D
4.7U_0603_6.3V4Z~D
1
1
@
@
C12
C12
C11
C11
2
2
X1
X1
14.31818MHz_20P_1BX14318CC1A~D
14.31818MHz_20P_1BX14318CC1A~D
12
C16
C16
33P_0402_50V8J~D
33P_0402_50V8J~D
C17
C17
33P_0402_50V8J~D
33P_0402_50V8J~D
12
CLK_ICH_48M FSA CPU_MCH_BSEL0 CPU_MCH_BSEL1 FSB
CPU_MCH_BSEL2
CLK_PCI_PCM CLK_PCI_5035 PCI_EC CLK_ICH_14M CLK_SIO_14M MCH_DREFCLK MCH_DREFCLK#
CLK_PWRGD
4
L1
L1 BK2125HS601-T 0805~D
BK2125HS601-T 0805~D
C1
+CK_VDD_MAIN2
1 2
L2
@L2
@
BLM21PG600SN1D_0805~D
BLM21PG600SN1D_0805~D
+CK_VDD_REF+CK_VDD_48
0.047U_0402_16V7K~D
0.047U_0402_16V7K~D
1
C13
C13
2
12
1 2
R17 0_0402_5%~DR17 0_0402_5%~D R19 39_0402_5%~DR19 39_0402_5%~D
R22 2.2K_0402_5%~DR22 2.2K_0402_5%~D R1044 0_0402_5%~DR1044 0_0402_5%~D
R24 10K_0402_5%~DR24 10K_0402_5%~D
R26 39_0402_5%~DR26 39_0402_5%~D R29 39_0402_5%~DR29 39_0402_5%~D R30 22_0402_5%~DR30 22_0402_5%~D
R27 22_0402_5%~DR27 22_0402_5%~D R32 39_0402_5%~DR32 39_0402_5%~D
R33 22_0402_5%~DR33 22_0402_5%~D R35 22_0402_5%~DR35 22_0402_5%~D R37 33_0402_5%~DR37 33_0402_5%~D R38 33_0402_5%~DR38 33_0402_5%~D
R41 33_0402_5%~DR41 33_0402_5%~D
1 2 1 2
1 2
1 2
1 2 1 2 1 2 1 2
12
12 12 12 12
12
1 2
R12 0_0603_5%~DR12 0_0603_5%~D
1 2
R14 0_0603_5%~DR14 0_0603_5%~D
+CK_VDD_MAIN+3.3V_M
0_0805_5%~D
0_0805_5%~D
1 2
3
+CK_VDD_MAIN
10U_0805_10V4Z~DC210U_0805_10V4Z~D
1
1
R851
R851
+CK_VDD_REF +CK_VDD_48
CLK_XTAL_IN
CLK_XTAL_OUT
FSC
PCI_SIOCLK_PCI_5028 PCI_TPMCLK_PCI_TPM
PCI_DOCKCLK_PCI_DOCK
CLKREF
DOT96 DOT96#
PCI_ICHCLK_PCI_ICH
CLK_SCLK
CLK_SDATA
C2
2
2
10U_0805_10V4Z~D
10U_0805_10V4Z~D
1
1
@
@
C8
C8
2
2
1 2
R10 2.2_0603_5%~DR10 2.2_0603_5%~D
U1
U1
1
VDD_SRC
49
VDD_SRC
54
VDD_SRC
65
VDD_SRC
30
VDD_PCI
36
VDD_PCI
12
VDD_CPU
18
VDD_REF
40
VDD_48
20
XTAL_IN
19
XTAL_OUT
41
USB_48MHz/FSLA
45
FSL_B/TEST_MODE
23
REF_0/FSL_C/TEST_SEL
34
PCICLK4/FCT_SEL
33
PCICLK3
32
PCICLK2/TME
27
PCICLK1
22
REF_1
43
DOT_96/27M
44
DOT_96#/27M_SS
37
PCICLK_F0/ITP_EN
39
CKPWRGD/PD#
9
NC
16
SMBCLK
17
SMBDAT
4
VSS_SRC
15
VSS_CPU
21
VSS_REF
31
VSS_PCI
35
VSS_PCI
42
VSS_48
68
VSS_SRC
73
THRM_PAD
SLG8LP554VTR_QFN72_10X10~D
SLG8LP554VTR_QFN72_10X10~D
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
3
0.1U_0402_16V4Z~DC40.1U_0402_16V4Z~D
0.1U_0402_16V4Z~DC30.1U_0402_16V4Z~D
1
C4
C3
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~DC90.1U_0402_16V4Z~D
1
C10
C10
C9
2
SLG8LP554VTR
SLG8LP554VTR
0.1U_0402_16V4Z~DC50.1U_0402_16V4Z~D
1
C5
2
+CK_VDD_A
PCI_STP#
CPU_STP#
CPU_ITP/SRC_10
CPU_ITP#/SRC_10#
CLKREQ_9#
CLKREQ_8#
CLKREQ_7#
CLKREQ_6#
CLKREQ_5#
CLKREQ_4#
CLKREQ_3#
CLKREQ_2#
SRC_1/SATA
SRC_1#/SATA#
CLKREQ_1#
LCD_CLK/SRC_0
LCD_CLK#/SRC_0#
1
2
VDD_A VSS_A
CPU_1
CPU_1#
CPU_0
CPU_0#
SRC_9
SRC_9#
SRC_8
SRC_8#
SRC_7
SRC_7#
SRC_6
SRC_6#
SRC_5
SRC_5#
SRC_4
SRC_4#
SRC_3
SRC_3#
SRC_2
SRC_2#
0.1U_0402_16V4Z~DC70.1U_0402_16V4Z~D
0.1U_0402_16V4Z~DC60.1U_0402_16V4Z~D
1
C7
C6
2
7 8
H_STP_PCI#
25
H_STP_CPU#
24
MCH_BCLK CLK_MCH_BCLK
11
MCH_BCLK#
10
CPU_BCLK
14
CPU_BCLK#
13
CPU_ITP
6
CPU_ITP#
5
PCIE_MINI1
3
PCIE_MINI1#
2
MINI1CLK_REQ#
72
PCIE_MINI2
70
PCIE_MINI2#
69
MINI2CLK_REQ#
71
PCIE_ICH
66
PCIE_ICH#
67 38 63 64
MINI3CLK_REQ#
62 60 61 29 58
PCIE_EXP#
59
EXPCLK_REQ#
57
MCH_3GPLL
55 56
CLK_3GPLLREQ#_R
28 52 53 26
PCIE_SATA CLK_PCIE_SATA
50
PCIE_SATA#
51
SATA_CLKREQ#_R
46
DOT96_SSC
47
DOT96_SSC#
48
2
4.7U_0603_6.3V4Z~D
4.7U_0603_6.3V4Z~D
1
C14
C14
2
1 2
R11 33_0402_5%~DR11 33_0402_5%~D
1 2
R13 33_0402_5%~DR13 33_0402_5%~D
1 2
R15 33_0402_5%~DR15 33_0402_5%~D
1 2
R16 33_0402_5%~DR16 33_0402_5%~D
1 2
R18 33_0402_5%~D@R18 33_0402_5%~D@
1 2
R21 33_0402_5%~D@R21 33_0402_5%~D@
1 2
R23 33_0402_5%~DR23 33_0402_5%~D
1 2
R25 33_0402_5%~DR25 33_0402_5%~D
1 2
R28 33_0402_5%~DR28 33_0402_5%~D
1 2
R31 33_0402_5%~DR31 33_0402_5%~D
1 2
R34 33_0402_5%~DR34 33_0402_5%~D
1 2
R36 33_0402_5%~DR36 33_0402_5%~D
1 2
R39 33_0402_5%~DR39 33_0402_5%~D
1 2
R40 33_0402_5%~DR40 33_0402_5%~D
1 2
R408 33_0402_5%~DR408 33_0402_5%~D
1 2
R415 33_0402_5%~DR415 33_0402_5%~D
1 2
R45 33_0402_5%~DR45 33_0402_5%~D
1 2
R47 33_0402_5%~DR47 33_0402_5%~D
1 2
R48 475_0402_1%~DR48 475_0402_1%~D
1 2
R49 33_0402_5%~DR49 33_0402_5%~D
1 2
R52 33_0402_5%~DR52 33_0402_5%~D
1 2
R53 475_0402_1%~DR53 475_0402_1%~D
1 2
R523 33_0402_5%~DR523 33_0402_5%~D
1 2
R670 33_0402_5%~DR670 33_0402_5%~D
2
1
2
0.047U_0402_16V4Z~D
0.047U_0402_16V4Z~D
C15
C15
1
+3.3V_RUN
CLK_MCH_BCLK#
CLK_CPU_BCLK CLK_CPU_BCLK#
CLK_CPU_ITP CLK_CPU_ITP#
CLK_PCIE_MINI1 CLK_PCIE_MINI1#
CLK_PCIE_MINI2 CLK_PCIE_MINI2#
CLK_PCIE_ICH CLK_PCIE_ICH#
CLK_PCIE_MINI3PCIE_MINI3 CLK_PCIE_MINI3#PCIE_MINI3#
CLK_PCIE_EXPPCIE_EXP CLK_PCIE_EXP#
CLK_MCH_3GPLL CLK_MCH_3GPLL#MCH_3GPLL# CLK_3GPLLREQ#
CLK_PCIE_SATA#
MINI1CLK_REQ# MINI2CLK_REQ# CLK_3GPLLREQ# SATA_CLKREQ# MINI3CLK_REQ# EXPCLK_REQ#
H_STP_PCI# <24>
H_STP_CPU# <24>
CLK_MCH_BCLK <10> CLK_MCH_BCLK# <10>
CLK_CPU_BCLK <7> CLK_CPU_BCLK# <7>
CLK_CPU_ITP <7> CLK_CPU_ITP# <7>
CLK_PCIE_MINI1# <34>
MINI1CLK_REQ# <34>
CLK_PCIE_MINI2 <34> CLK_PCIE_MINI2# <34>
MINI2CLK_REQ# <34>
CLK_PCIE_ICH <24> CLK_PCIE_ICH# <24>
CLK_PCIE_MINI3 <34> CLK_PCIE_MINI3# <34>
MINI3CLK_REQ# <34>
CLK_PCIE_EXP <32> CLK_PCIE_EXP# <32>
EXPCLK_REQ# <32> CLK_MCH_3GPLL <10>
CLK_MCH_3GPLL# <10>
CLK_3GPLLREQ# <10>
CLK_PCIE_SATA <23>
CLK_PCIE_SATA# <23>
SATA_CLKREQ# <24> DREF_SSCLK <10> DREF_SSCLK# <10>
1 2
R4 10K_0402_5%~DR4 10K_0402_5%~D
1 2
R5 10K_0402_5%~DR5 10K_0402_5%~D
1 2
R6 10K_0402_5%~DR6 10K_0402_5%~D
1 2
R7 10K_0402_5%~DR7 10K_0402_5%~D
1 2
R8 10K_0402_5%~DR8 10K_0402_5%~D
1 2
R356 10K_0402_5%~DR356 10K_0402_5%~D
CLK_PCIE_MINI1 <34>
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
Clock Generator
Clock Generator
Clock Generator LA-4041P
LA-4041P
LA-4041P
656Friday, June 13, 2008
656Friday, June 13, 2008
656Friday, June 13, 2008
1
of
of
of
Page 7
5
4
3
2
1
H_A#[3..35]<10>
D D
H_ADSTB#0<10>
H_REQ#0<10> H_REQ#1<10> H_REQ#2<10> H_REQ#3<10> H_REQ#4<10>
C C
H_ADSTB#1<10>
H_A20M#<23>
H_FERR#<23>
H_IGNNE#<23> H_STPCLK#<23>
H_INTR<23> H_NMI<23> H_SMI#<23>
B B
H_A#3 H_A#4 H_A#5 H_A#6 H_A#7 H_A#8 H_A#9 H_A#10 H_A#11 H_A#12 H_A#13 H_A#14 H_A#15 H_A#16 H_ADSTB#0
H_REQ#0 H_REQ#1 H_REQ#2
H_REQ#4 H_A#17
H_A#18 H_A#19 H_A#20 H_A#21 H_A#22 H_A#23 H_A#24 H_A#25 ITP_TCK H_A#26 H_A#27 H_A#28 H_A#29 H_A#30 H_A#31 H_A#32 H_A#33 H_A#34 H_A#35 H_ADSTB#1
H_A20M# H_FERR# H_IGNNE#
H_STPCLK# H_INTR H_NMI H_SMI#
JCPU1A
JCPU1A
J4
ADDR GROUP_0
ADDR GROUP_0
A[3]#
L5
A[4]#
L4
A[5]#
K5
A[6]#
M3
A[7]#
N2
A[8]#
J1
A[9]#
N3
A[10]#
P5
A[11]#
P2
A[12]#
L2
A[13]#
P4
A[14]#
P1
A[15]#
R1
A[16]#
M1
ADSTB[0]#
K3
REQ[0]#
H2
REQ[1]#
K2
REQ[2]#
J3
REQ[3]#
L1
REQ[4]#
Y2
A[17]#
U5
A[18]#
R3
ADDR GROUP_1
ADDR GROUP_1
A[19]#
W6
A[20]#
U4
A[21]#
Y5
A[22]#
U1
A[23]#
R4
A[24]#
T5
A[25]#
T3
A[26]#
W2
A[27]#
W5
A[28]#
Y4
A[29]#
U2
A[30]#
V4
A[31]#
W3
A[32]#
AA4 AB2 AA3
V1 A6
A5
C4 D5
C6
B4 A3
M4 N5
T2 V3 B2
D2
D22
D3
F6
THERMAL
THERMAL
A[33]# A[34]# A[35]# ADSTB[1]#
ICH
ICH
A20M# FERR#
THERMTRIP#
IGNNE# STPCLK#
LINT0 LINT1 SMI#
RSVD[01] RSVD[02] RSVD[03] RSVD[04] RSVD[05] RSVD[06] RSVD[07] RSVD[08] RSVD[09]
RESERVED
RESERVED
TYCO_1-1674770-2_Penryn~D
TYCO_1-1674770-2_Penryn~D
ADS# BNR# BPRI#
DEFER#
DRDY# DBSY#
BR0#
IERR#
INIT#
LOCK#
CONTROL
CONTROL
RESET#
RS[0]# RS[1]# RS[2]#
TRDY#
HIT#
HITM#
BPM[0]# BPM[1]# BPM[2]# BPM[3]#
PRDY# PREQ#
TCK TDO
TMS
TRST#
DBR#
XDP/ITP SIGNALS
XDP/ITP SIGNALS
PROCHOT#
THERMDA THERMDC
H CLK
H CLK
BCLK[0] BCLK[1]
H_ADS#
H1
H_BNR#
E2
H_BPRI#
G5
H_DEFER#
H5
H_DRDY#
F21
H_DBSY#
E1
H_BR0#
F1
H_IERR#
D20
H_INIT#
B3
H_LOCK#
H4
H_RESET#
C1
H_RS#0
F3
H_RS#1
F4
H_RS#2
G3
H_TRDY#H_REQ#3
G2
H_HIT#
G6
H_HITM#
E4
ITP_BPM#0
AD4
ITP_BPM#1
AD3
ITP_BPM#2
AD1
ITP_BPM#3
AC4
ITP_BPM#4
AC2
ITP_BPM#5
AC1 AC5
ITP_TDI
AA6
TDI
AB3 AB5 AB6 C20
D21 A24 B25
C7
A22 A21
ITP_TDO ITP_TMS ITP_TRST# ITP_DBRESET#
EC_CPU_PROCHOT#
H_THERMDA
H_THERMDC H_THERMTRIP# CLK_CPU_BCLK
CLK_CPU_BCLK#
H_ADS# <10>
H_BNR# <10> H_BPRI# <10>
H_DEFER# <10> H_DRDY# <10>
H_DBSY# <10>
H_BR0# <10>
H_INIT# <23>
H_LOCK# <10>
H_RESET# <10> H_RS#0 <10> H_RS#1 <10> H_RS#2 <10> H_TRDY# <10>
H_HIT# <10>
H_HITM# <10>
ITP_DBRESET# <24>
2
C18
@C18
@
100P_0402_50V8K~D
100P_0402_50V8K~D
1
H_THERMTRIP# <18>
CLK_CPU_BCLK <6>
CLK_CPU_BCLK# <6>
+1.05V_VCCP
ITP_BPM#0
H_RESET#
ITP_TDO
ITP_BPM#1 ITP_BPM#2 ITP_BPM#3 ITP_BPM#4 ITP_BPM#5
1 2
R57 124_0402_1%~D@R57 124_0402_1%~D@
+1.05V_VCCP
12
R56 56_0402_5%~DR56 56_0402_5%~D
Depop R57 & R930
+1.05V_VCCP
12
H_THERMDA <18>
H_THERMDC <18>
H_THERMDA, H_THERMDC routing together, Trace width / Spacing = 10 / 10 mil
for Enhance ESD on dock issue
R59
R59 56_0402_5%~D
56_0402_5%~D
R780 0_0402_5%~D@R780 0_0402_5%~D@ R781 0_0402_5%~D@R781 0_0402_5%~D@ R782 0_0402_5%~D@R782 0_0402_5%~D@ R783 0_0402_5%~D@R783 0_0402_5%~D@ R784 0_0402_5%~D@R784 0_0402_5%~D@ R789 0_0402_5%~D@R789 0_0402_5%~D@
1 2
R930 22.6_0402_1%~D@R930 22.6_0402_1%~D@
1 2 1 2 1 2 1 2 1 2 1 2
CLK_CPU_ITP<6> CLK_CPU_ITP#<6>
http://hobi-elektronika.net/
H_RESET#
@
@
R923
51_0402_1%~D
R923
51_0402_1%~D
H_THERMTRIP#
1 2
R61 56_0402_5%~DR61 56_0402_5%~D
+1.05V_VCCP
R785
R785
51_0402_5%~D
51_0402_5%~D
1 2
@
@
ITP_BPM#5
Place close to CPU within 200 mil
+1.05V_VCCP
1 2
R65 150_0402_5%~DR65 150_0402_5%~D
1 2
R66 649_0402_1%~DR66 649_0402_1%~D
ITP_TDI
ITP_TRST#
+1.05V_VCCP
ITP_DBRESET#
ITP_TCK CLK_CPU_ITP
CLK_CPU_ITP#
ITP_TCK ITP_TRST#
ITP_TMS ITP_TDI
+1.05V_VCCP
1
2
Place near JITP
+3.3V_ALW_ICH
1 2
R60 150_0402_5%~DR60 150_0402_5%~D
Place close to JITP within 1ns = 5000 mil
+1.05V_VCCP
R62
R62
56_0402_5%~D
56_0402_5%~D
1 2
1 2
R64 39_0402_5%~DR64 39_0402_5%~D
1 2
R67 27_0402_5%R67 27_0402_5%
28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
9 8 7 6 5 4 3 2 1
C19
C19
JITP1
VTT1 VTT0 VTAP DBR# DBA# BPM0# GND5 BPM1# GND4 BPM2# GND3 BPM3# GND2 BPM4# GND1 BPM5# RESET# FBO GND0 BCLKP BCLKN TDO NC2 TCK NC1 TRST# TMS TDI
29
@JITP1
@
GND6
GND7
MOLEX_52435-2891_28P~D
MOLEX_52435-2891_28P~D
30
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C20
C20
2
ITP_DBRESET#
ITP_TDO
ITP_TMS
ITP_TCK
JCPU1D
JCPU1D
A4 A8
A11 A14 A16 A19 A23 AF2
B6 B8
B11 B13 B16 B19 B21 B24
C5
C8 C11 C14 C16 C19
C2 C22 C25
D1
D4
D8 D11 D13 D16 D19 D23 D26
E3 E6
E8 E11 E14 E16 E19 E21 E24
F5
F8 F11 F13 F16 F19
F2 F22 F25
G4
G1 G23 G26
H3
H6 H21 H24
J2
J5 J22 J25
K1
K4 K23 K26
L3
L6 L21 L24
M2
M5 M22 M25
N1
N4 N23 N26
VSS[082]
VSS[001] VSS[002]
VSS[083]
VSS[003]
VSS[084]
VSS[004]
VSS[085]
VSS[005]
VSS[086]
VSS[006]
VSS[087]
VSS[007]
VSS[088]
VSS[008]
VSS[089]
VSS[009]
VSS[090]
VSS[010]
VSS[091]
VSS[011]
VSS[092]
VSS[012]
VSS[093]
VSS[013]
VSS[094]
VSS[014]
VSS[095]
VSS[015]
VSS[096]
VSS[016]
VSS[097]
VSS[017]
VSS[098]
VSS[018]
VSS[099]
VSS[019]
VSS[100]
VSS[020]
VSS[101]
VSS[021]
VSS[102]
VSS[022]
VSS[103]
VSS[023]
VSS[104]
VSS[024]
VSS[105]
VSS[025]
VSS[106]
VSS[026]
VSS[107]
VSS[027]
VSS[108]
VSS[028]
VSS[109]
VSS[029]
VSS[110]
VSS[030]
VSS[111]
VSS[031]
VSS[112]
VSS[032]
VSS[113]
VSS[033]
VSS[114]
VSS[034]
VSS[115]
VSS[035]
VSS[116]
VSS[036]
VSS[117]
VSS[037]
VSS[118]
VSS[038]
VSS[119]
VSS[039]
VSS[120]
VSS[040]
VSS[121]
VSS[041]
VSS[122]
VSS[042]
VSS[123]
VSS[043]
VSS[124]
VSS[044]
VSS[125]
VSS[045]
VSS[126]
VSS[046]
VSS[127]
VSS[047]
VSS[128]
VSS[048]
VSS[129]
VSS[049]
VSS[130]
VSS[050]
VSS[131]
VSS[051]
VSS[132]
VSS[052]
VSS[133]
VSS[053]
VSS[134]
VSS[054]
VSS[135]
VSS[055]
VSS[136]
VSS[056]
VSS[137]
VSS[057]
VSS[138]
VSS[058]
VSS[139]
VSS[059]
VSS[140]
VSS[060]
VSS[141]
VSS[061]
VSS[142]
VSS[062]
VSS[143]
VSS[063]
VSS[144]
VSS[064]
VSS[145]
VSS[065]
VSS[146]
VSS[066]
VSS[147] VSS[148]
VSS[067] VSS[068]
VSS[149]
VSS[069]
VSS[150]
VSS[070]
VSS[151]
VSS[071]
VSS[152]
VSS[072]
VSS[153]
VSS[073]
VSS[154]
VSS[074]
VSS[155]
VSS[075]
VSS[156]
VSS[076]
VSS[157]
VSS[077]
VSS[158]
VSS[078]
VSS[159]
VSS[079]
VSS[160]
VSS[080]
VSS[161]
VSS[081]P3VSS[162]
VSS[163]
TYCO_1-1674770-2_Penryn~D
TYCO_1-1674770-2_Penryn~D
P6 P21 P24 R2 R5 R22 R25 T1 T4 T23 T26 U3 U6 U21 U24 V2 V5 V22 V25 W1 W4 W23 W26 Y3 Y6 Y21 Y24 AA2 AA5 AA8 AA11 AA14 AA16 AA19 AA22 AA25 AB1 AB4 AB8 AB11 AB13 AB16 AB19 AB23 AB26 AC3 AC6 AC8 AC11 AC14 AC16 AC19 AC21 AC24 AD2 AD5 AD8 AD11 AD13 AD16 AD19 AD22 AD25 AE1 AE4 AE8 AE11 AE14 AE16 AE19 AE23 AE26 A2 AF6 AF8 AF11 AF13 AF16 AF19 AF21 A25 AF25
Place close to CPU within 200ps = 1000 mil
A A
Place close to JITP within 200ps = 1000 mil
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
5
4
3
2
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
Penryn Processor(1/2)
Penryn Processor(1/2)
Penryn Processor(1/2) LA-4041P
LA-4041P
LA-4041P
756Friday, June 13, 2008
756Friday, June 13, 2008
756Friday, June 13, 2008
1
1.0
1.0
1.0
of
of
of
Page 8
5
4
3
2
1
+VCC_CORE +VCC_CORE
D D
C C
B B
1 2
A A
1K_0402_5%~D
1K_0402_5%~D
@R72
@
R72
+V_CPU_GTLREF
CPU_MCH_BSEL0<6,10> CPU_MCH_BSEL1<6,10> CPU_MCH_BSEL2<6,10>
1K_0402_5%~D
1K_0402_5%~D
@R73
@
R73
1 2
H_D#[0..63]<10>
JCPU1B
H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8 H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15
H_DSTBN#0<10>
H_DSTBP#0<10>
H_DINV#0<10>
H_DSTBN#1<10>
H_DSTBP#1<10>
H_DINV#1<10>
T25PAD~D T25PAD~D T138PAD~D T138PAD~D
T4PAD~D T4PAD~D
H_DSTBN#0 H_DSTBP#0 H_DINV#0
H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21
H_D#23 H_D#24 H_D#25 H_D#26 H_D#27 H_D#28 H_D#29 H_D#30 H_D#31 H_DSTBN#1 H_DSTBP#1 H_DINV#1
TEST1 TEST2 TEST3 TEST4 TEST5 TEST6 TEST7
1 2
R1041 0_0402_5%~DR1041 0_0402_5%~D
1 2
R1042 0_0402_5%~DR1042 0_0402_5%~D
1 2
R1043 0_0402_5%~DR1043 0_0402_5%~D
TEST1 TEST2
For the purpose of testability, route these signals through a ground referenced Z0 = 55ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.
FSB 533 667 800
JCPU1B
E22
D[0]#
F24
D[1]#
E26
D[2]#
G22
D[3]#
F23
D[4]#
G25
D[5]#
E25
D[6]#
E23
D[7]#
K24
D[8]#
G24
D[9]#
J24
D[10]#
J23
D[11]#
H22
D[12]#
F26
D[13]#
K22
D[14]#
H23
D[15]#
J26
DSTBN[0]#
H26
DSTBP[0]#
H25
DINV[0]#
N22
D[16]#
K25
D[17]#
P26
D[18]#
R23
D[19]#
L23
D[20]#
M24
D[21]#
L22
D[22]#
M23
D[23]#
P25
D[24]#
P23
D[25]#
P22
D[26]#
T24
D[27]#
R24
D[28]#
L25
D[29]#
T25
D[30]#
N25
D[31]#
L26
DSTBN[1]#
M26
DSTBP[1]#
N24
DINV[1]#
AD26
GTLREF
C23
TEST1
D25
TEST2
C24
TEST3
AF26
TEST4
AF1
TEST5
A26
TEST6
C3
TEST7
B22
BSEL[0]
B23
BSEL[1]
C21
BSEL[2]
TYCO_1-1674770-2_Penryn~D
TYCO_1-1674770-2_Penryn~D
T144PAD~D T144PAD~D T3PAD~D T3PAD~D
TEST3 TEST5
MISC
MISC
DATA GRP 0
DATA GRP 0
DATA GRP 1
DATA GRP 1
D[32]# D[33]# D[34]# D[35]# D[36]# D[37]# D[38]# D[39]# D[40]# D[41]#
DATA GRP 2DATA GRP 3
DATA GRP 2DATA GRP 3
D[42]# D[43]# D[44]# D[45]# D[46]#
D[47]# DSTBN[2]# DSTBP[2]#
DINV[2]#
D[48]#
D[49]#
D[50]#
D[51]#
D[52]#
D[53]#
D[54]#
D[55]#
D[56]#
D[57]#
D[58]#
D[59]#
D[60]#
D[61]#
D[62]#
D[63]# DSTBN[3]# DSTBP[3]#
DINV[3]# COMP[0]
COMP[1] COMP[2] COMP[3]
DPRSTP#
DPSLP#
DPWR#
PWRGOOD
SLP#
PSI#
BCLK BSEL2 BSEL1 BSEL0
001
133 166 200
100
1067 266 0 0 0
Y22 AB24 V24 V26 V23 T22 U25 U23 Y25 W22 Y23 W24 W25 AA23 AA24 AB25 Y26 AA26 U22
AE24 AD24 AA21 AB22 AB21 AC26 AD20 AE22 AF23 AC25 AE21 AD21 AC22 AD23 AF22 AC23 AE25 AF24 AC20
R26 U26 AA1 Y1
E5 B5 D24 D6 D7 AE6
110
H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47 H_DSTBN#2 H_DSTBP#2 H_DINV#2
H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54H_D#22 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63 H_DSTBN#3 H_DSTBP#3 H_DINV#3
COMP0 COMP1 COMP2 COMP3
H_DPRSTP# H_DPSLP# H_DPWR# H_PWRGOOD H_CPUSLP# H_PSI#
+V_CPU_GTLREF
H_DSTBN#2 <10> H_DSTBP#2 <10>
H_DINV#2 <10>
H_DSTBN#3 <10> H_DSTBP#3 <10>
H_DINV#3 <10>
27.4_0402_1%~D
H_DPRSTP# <10,23,47>
H_DPSLP# <23>
H_DPWR# <10>
H_PWRGOOD <23>
H_CPUSLP# <10>
H_PSI# <47>
54.9_0402_1%~D
54.9_0402_1%~D
27.4_0402_1%~D
27.4_0402_1%~D
12
12
R68
R68
R69
R69
Resistor placed within 0.5" of CPU pin.Trace should be at least 25 mils away from any other toggling signal. COMP0, COMP2 trace should be 27.4 ohm. COMP1, COMP3 should be 55 ohm.
27.4_0402_1%~D
54.9_0402_1%~D
54.9_0402_1%~D
12
12
R71
R71
R70
R70
http://hobi-elektronika.net/
+1.05V_VCCP
12
R77
R77 1K_0402_1%~D
1K_0402_1%~D
12
R78
R78 2K_0402_1%~D
2K_0402_1%~D
JCPU1C
JCPU1C
A7
VCC[001]
A9
VCC[002]
A10
VCC[003]
A12
VCC[004]
A13
VCC[005]
A15
VCC[006]
A17
VCC[007]
A18
VCC[008]
A20
VCC[009]
B7
VCC[010]
B9
VCC[011]
B10
VCC[012]
B12
VCC[013]
B14
VCC[014]
B15
VCC[015]
B17
VCC[016]
B18
VCC[017]
B20
VCC[018]
C9
VCC[019]
C10
VCC[020]
C12
VCC[021]
C13
VCC[022]
C15
VCC[023]
C17
VCC[024]
C18
VCC[025]
D9
VCC[026]
D10
VCC[027]
D12
VCC[028]
D14
VCC[029]
D15
VCC[030]
D17
VCC[031]
D18
VCC[032]
E7
VCC[033]
E9
VCC[034]
E10
VCC[035]
E12
VCC[036]
E13
VCC[037]
E15
VCC[038]
E17
VCC[039]
E18
VCC[040]
E20
VCC[041]
F7
VCC[042]
F9
VCC[043]
F10
VCC[044]
F12
VCC[045]
F14
VCC[046]
F15
VCC[047]
F17
VCC[048]
F18
VCC[049]
F20
VCC[050]
AA7
VCC[051]
AA9
VCC[052]
AA10
VCC[053]
AA12
VCC[054]
AA13
VCC[055]
AA15
VCC[056]
AA17
VCC[057]
AA18
VCC[058]
AA20
VCC[059]
AB9
VCC[060]
AC10
VCC[061]
AB10
VCC[062]
AB12
VCC[063]
AB14
VCC[064]
AB15
VCC[065]
AB17
VCC[066]
AB18
VCC[067]
TYCO_1-1674770-2_Penryn~D
TYCO_1-1674770-2_Penryn~D
AB20
VCC[068]
AB7
VCC[069]
AC7
VCC[070]
AC9
VCC[071]
AC12
VCC[072]
AC13
VCC[073]
AC15
VCC[074]
AC17
VCC[075]
AC18
VCC[076]
AD7
VCC[077]
AD9
VCC[078]
AD10
VCC[079]
AD12
VCC[080]
AD14
VCC[081]
AD15
VCC[082]
AD17
VCC[083]
AD18
VCC[084]
AE9
VCC[085]
AE10
VCC[086]
AE12
VCC[087]
AE13
VCC[088]
AE15
VCC[089]
AE17
VCC[090]
AE18
VCC[091]
AE20
VCC[092]
AF9
VCC[093]
AF10
VCC[094]
AF12
VCC[095]
AF14
VCC[096]
AF15
VCC[097]
AF17
VCC[098]
AF18
VCC[099]
AF20
VCC[100] VCCP[01]
VCCP[02] VCCP[03] VCCP[04] VCCP[05] VCCP[06] VCCP[07] VCCP[08] VCCP[09] VCCP[10] VCCP[11] VCCP[12] VCCP[13] VCCP[14] VCCP[15] VCCP[16]
VCCA[01] VCCA[02]
VID[0] VID[1] VID[2] VID[3] VID[4] VID[5] VID[6]
VCCSENSE
VSSSENSE
G21 V6 J6 K6 M6 J21 K21 M21 N21 N6 R21 R6 T21 T6 V21 W21
B26 C26
AD6 AF5 AE5 AF4 AE3 AF3 AE2
AF7
AE7
VID0 VID1 VID2 VID3 VID4 VID5 VID6
VCCSENSE
VSSSENSE
+1.05V_VCCP
220U_D2_4VY_R15M~D
220U_D2_4VY_R15M~D
1
+
+
C21
C21
2
CRB was 270uF
VID0 <47> VID1 <47> VID2 <47> VID3 <47> VID4 <47> VID5 <47> VID6 <47>
VCCSENSE <47>
VSSSENSE <47>
10U_0805_10V4Z~D
10U_0805_10V4Z~D
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
+1.5V_RUN
1
1
C23
C23
C22
C22
2
2
Length match within 25 mils, Z0=27.4 ohm
Place R75 and R76 near CPU
+VCC_CORE
1 2
R75 100_0402_1%~DR75 100_0402_1%~D
1 2
R76 100_0402_1%~DR76 100_0402_1%~D
Route VCCSENSE and VSSSENSE trace at
27.4 ohms, 7 mils spacing and the placement should be within 1 inch (max)
VCCSENSE
VSSSENSE
1 2
R833 27.4_0402_1%~D@R833 27.4_0402_1%~D@
Reserve for testing only
DELL CONFIDENTIAL/PROPRIETARY
Layout close CPU PIN AD26 55 ohm, 0.5 inch (max)
5
4
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
3
2
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
Compal Electronics, Inc.
Compal Electronics, Inc.
Penryn Processor(2/2)
Penryn Processor(2/2)
Penryn Processor(2/2) LA-4041P
LA-4041P
LA-4041P
856Friday, June 13, 2008
856Friday, June 13, 2008
856Friday, June 13, 2008
1
1.0
1.0
1.0
of
of
of
Page 9
5
+VCC_CORE
Place these inside socket cavity on L8 (North side Secondary)
D D
Place these inside socket cavity on L8 (Sorth side Secondary)
Place these inside socket cavity on L8 (North side Primary)
Place these inside socket cavity on L8 (Sorth side
C C
Primary)
1
2
+VCC_CORE
1
2
+VCC_CORE
1
2
+VCC_CORE
1
2
C24
C24 10U_0805_4VAM~D
10U_0805_4VAM~D
C34
C34 10U_0805_4VAM~D
10U_0805_4VAM~D
C44
C44 10U_0805_4VAM~D
10U_0805_4VAM~D
C50
C50 10U_0805_4VAM~D
10U_0805_4VAM~D
1
C25
C25 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C35
C35 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C45
C45 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C51
C51 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C26
C26 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C36
C36 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C46
C46 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C52
C52 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C27
C27 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C37
C37 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C47
C47 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C53
C53 10U_0805_4VAM~D
10U_0805_4VAM~D
2
4
1
C28
C28 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C38
C38 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C48
C48 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C54
C54 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C29
C29 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C39
C39 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C49
C49 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C55
C55 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C30
C30 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C40
C40 10U_0805_4VAM~D
10U_0805_4VAM~D
2
10uF 0805 X6S -> 85 degree C
3
1
C31
C31 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C41
C41 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C32
C32 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C42
C42 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C33
C33 10U_0805_4VAM~D
10U_0805_4VAM~D
2
1
C43
C43 10U_0805_4VAM~D
10U_0805_4VAM~D
2
2
1
High Frequence Decoupling
Near VCORE regulator.
Board Top Side
B B
+1.05V_VCCP
1
C62
C62
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
2
A A
+VCC_CORE
270U_X_2VM_R4.5M~D
1
+
+
2
270U_X_2VM_R4.5M~D
270U_X_2VM_R4.5M~D
C56
C56
1
+
+
2
270U_X_2VM_R4.5M~D
270U_X_2VM_R4.5M~D
@
@
C57
C57
1
+
+
2
270U_X_2VM_R4.5M~D
270U_X_2VM_R4.5M~D
C58
C58
1
+
+
2
270U_X_2VM_R4.5M~D
C59
C59
http://hobi-elektronika.net/
1
C63
C63
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
2
1
C64
C64
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
2
1
C65
C65
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
2
Board Bottom Side
270U_X_2VM_R4.5M~D
270U_X_2VM_R4.5M~D
1
+
+
C60
C60
@
@
2
270U_X_2VM_R4.5M~D
270U_X_2VM_R4.5M~D
1
+
+
C61
C61
@
@
2
1
C66
C66
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
2
ESR <= 1.5m ohm Capacitor > 1320uF
1
C67
C67
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
2
Place these inside socket cavity on L8 (North side Secondary)
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
5
4
3
2
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
CPU Bypass
CPU Bypass
CPU Bypass
LA-4041P
LA-4041P
LA-4041P
956Thursday, June 05, 2008
956Thursday, June 05, 2008
956Thursday, June 05, 2008
1
of
of
of
Page 10
5
H_D#[0..63]<8>
D D
+1.05V_VCCP
12
R90
R90
1K_0402_1%~D
1K_0402_1%~D
+H_VREF
C C
2K_0402_1%~D
2K_0402_1%~D
+1.05V_VCCP
H_SWNG
100_0402_1%~D
100_0402_1%~D
B B
+1.8V_MEM
12
3.01K_0402_1%~D
3.01K_0402_1%~D
12
R93
R93
12
1K_0402_1%~D
1K_0402_1%~D
R97
R97
A A
MCH_TSATN#
0.1U_0402_16V7K~D
0.1U_0402_16V7K~D
12
1
R94
R94
2
12
R91
R91 221_0402_1%~D
221_0402_1%~D
0.1U_0402_16V7K~D
0.1U_0402_16V7K~D
12
R95
R95
1
C74
C74
2
1 2
R82 24.9_0402_1%~DR82 24.9_0402_1%~D
H_RESET#<7>
H_CPUSLP#<8>
R88
R88 1K_0402_1%~D
1K_0402_1%~D
SMRCOMP_VOH
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
1
C71
C71
2
SMRCOMP_VOL
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
1
C75
C75
2
R103
R103 0_0402_5%~D
0_0402_5%~D
H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8 H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15 H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21 H_D#22 H_D#23 H_D#24 H_D#25 H_D#26 H_D#27 H_D#28 H_D#29
@C73
@
H_D#30
C73
H_D#31 H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47 H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63
H_SWNG +H_RCOMP
H_RESET# H_CPUSLP#
+H_VREF
2.2U_0603_6.3V6K~D
2.2U_0603_6.3V6K~D
1
C72
C72
2
2.2U_0603_6.3V6K~D
2.2U_0603_6.3V6K~D
1
C76
C76
2
+1.05V_VCCP
12
R101
R101
54.9_0402_1%~D
54.9_0402_1%~D
1 2
12
R104
R104 330_0402_5%~D
330_0402_5%~D
MMST3904-7-F_SOT323-3~D
MMST3904-7-F_SOT323-3~D
5
AD14
AA13 AA11
AD11 AD10 AD13 AE12
AE14
AE11
12
C
C
2
B
B
E
E
3 1
Q4
Q4
+3.3V_RUN
R180 2.2K_0402_5%~DR180 2.2K_0402_5%~D R181 2.2K_0402_5%~DR181 2.2K_0402_5%~D R182 2.2K_0402_5%~DR182 2.2K_0402_5%~D R183 2.2K_0402_5%~DR183 2.2K_0402_5%~D
Place close to U2. N28,M28,G36,E36
U2A
U2A
F2
H_D#_0
G8
H_D#_1
F8
H_D#_2
E6
H_D#_3
G2
H_D#_4
H6
H_D#_5
H2
H_D#_6
F6
H_D#_7
D4
H_D#_8
H3
H_D#_9
M9
H_D#_10
M11
H_D#_11
J1
H_D#_12
J2
H_D#_13
N12
H_D#_14
J6
H_D#_15
P2
H_D#_16
L2
H_D#_17
R2
H_D#_18
N9
H_D#_19
L6
H_D#_20
M5
H_D#_21
J3
H_D#_22
N2
H_D#_23
R1
H_D#_24
N5
H_D#_25
N6
H_D#_26
P13
H_D#_27
N8
H_D#_28
L7
H_D#_29
N10
H_D#_30
M3
H_D#_31
Y3
H_D#_32 H_D#_33
Y6
H_D#_34
Y10
H_D#_35
Y12
H_D#_36
Y14
H_D#_37
Y7
H_D#_38
W2
H_D#_39
AA8
H_D#_40
Y9
H_D#_41 H_D#_42
AA9
H_D#_43 H_D#_44 H_D#_45 H_D#_46 H_D#_47 H_D#_48
AE9
H_D#_49
AA2
H_D#_50
AD8
H_D#_51
AA3
H_D#_52
AD3
H_D#_53
AD7
H_D#_54 H_D#_55
AF3
H_D#_56
AC1
H_D#_57
AE3
H_D#_58
AC3
H_D#_59 H_D#_60
AE8
H_D#_61
AG2
H_D#_62
AD6
H_D#_63
C5
H_SWING
E3
H_RCOMP
C12
H_CPURST#
E11
H_CPUSLP#
A11
H_AVREF
B11
H_DVREF
CANTIGA ES_FCBGA1329~D
CANTIGA ES_FCBGA1329~D
ICH_AZ_MCH_BITCLK<23>
ICH_AZ_MCH_RST#<23> ICH_AZ_MCH_SDOUT<23> ICH_AZ_MCH_SYNC<23> ICH_AZ_MCH_SDIN2<23>
+3.3V_RUN
1K_0402_5%~D
1K_0402_5%~D
1K_0402_5%~D
1K_0402_5%~D
12
R99
R99
R98
R98
MCH_TSATN_EC <37>
C
C
2
B
B
Q3
Q3
MMST3904-7-F_SOT323-3~D
MMST3904-7-F_SOT323-3~D
E
E
3 1
SSM6N7002FU_US6~D
SSM6N7002FU_US6~D
ICH_PWRGD<24,41>
SDVO_CTRLCLK
1 2
SDVO_CTRLDATA
1 2
DDPC_CTRLCLK
1 2
DDPC_CTRLDATA
1 2
H_ADSTB#_0 H_ADSTB#_1
HOST
HOST
H_DSTBN#_0 H_DSTBN#_1 H_DSTBN#_2 H_DSTBN#_3
H_DSTBP#_0 H_DSTBP#_1 H_DSTBP#_2 H_DSTBP#_3
+3.3V_RUN_D
C1046
C1046
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
12
ICH_AZ_MCH_BITCLK GMCH_HDA_BITCLK ICH_AZ_MCH_RST# ICH_AZ_MCH_SDOUT ICH_AZ_MCH_SYNC ICH_AZ_MCH_SDIN2 GMCH_HDA_BITCLK_R
100K_0402_5%~D
100K_0402_5%~D
R1119
R1119
Q154B
Q154B
5
4
H_A#3
A14
H_A#_3 H_A#_4 H_A#_5 H_A#_6 H_A#_7 H_A#_8
H_A#_9 H_A#_10 H_A#_11 H_A#_12 H_A#_13 H_A#_14 H_A#_15 H_A#_16 H_A#_17 H_A#_18 H_A#_19 H_A#_20 H_A#_21 H_A#_22 H_A#_23 H_A#_24 H_A#_25 H_A#_26 H_A#_27 H_A#_28 H_A#_29 H_A#_30 H_A#_31 H_A#_32 H_A#_33 H_A#_34 H_A#_35
H_ADS#
H_BNR#
H_BPRI#
H_BREQ#
H_DEFER#
H_DBSY#
HPLL_CLK
HPLL_CLK#
H_DPWR#
H_DRDY#
H_HIT#
H_HITM#
H_LOCK# H_TRDY#
H_DINV#_0 H_DINV#_1 H_DINV#_2 H_DINV#_3
H_REQ#_0 H_REQ#_1 H_REQ#_2 H_REQ#_3 H_REQ#_4
H_RS#_0 H_RS#_1 H_RS#_2
FXL2SD106BQX_DQFN16_2P5X3P5~D
FXL2SD106BQX_DQFN16_2P5X3P5~D
12
3
2
4
C15 F16 H13 C18 M16 J13 P16 R16 N17 M13 E17 P17 F17 G20 B19 J16 E20 H16 J20 L17 A17 B17 L16 C21 J17 H20 B18 K17 B20 F21 K21 L20
H12 B16 G17 A9 F11 G12 E9 B10 AH7 AH6 J11 F9 H9 E12 H11 C9
J8 L3 Y13 Y1
L10 M7 AA5 AE6
L9 M8 AA6 AE5
B15 K13 F13 B13 B14
B6 F12 C8
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
16
VCCB
15
CLK_OUT
14
CMD_B
13
B0
12
B1
11
B2
10
B3 GND9OE
+3.3V_ALW
+15V_ALW+3.3V_ALW2
100K_0402_5%~D
100K_0402_5%~D
12
R1120
R1120
SSM6N7002FU_US6~D
SSM6N7002FU_US6~D
61
Q154A
Q154A
4
H_A#4 H_A#5 H_A#6 H_A#7 H_A#8 H_A#9 H_A#10 H_A#11 H_A#12 H_A#13 H_A#14 H_A#15 H_A#16 H_A#17 H_A#18 H_A#19 H_A#20 H_A#21 H_A#22 H_A#23 H_A#24 H_A#25 H_A#26 H_A#27 H_A#28 H_A#29 H_A#30 H_A#31 H_A#32 H_A#33 H_A#34 H_A#35
H_ADS# H_ADSTB#0 H_ADSTB#1 H_BNR# H_BPRI# H_BR0# H_DEFER# H_DBSY# CLK_MCH_BCLK CLK_MCH_BCLK# H_DPWR# H_DRDY# H_HIT# H_HITM# H_LOCK# H_TRDY#
H_DINV#0 H_DINV#1 H_DINV#2 H_DINV#3
H_DSTBN#0 H_DSTBN#1 H_DSTBN#2 H_DSTBN#3
H_DSTBP#0 H_DSTBP#1 H_DSTBP#2 H_DSTBP#3
H_REQ#0 H_REQ#1 H_REQ#2 H_REQ#3 H_REQ#4
H_RS#0 H_RS#1 H_RS#2
+1.5V_RUN
C1047
C1047
U67
U67
6 2
1
Q153_GATE
12
+V_DDR_MCH_REF
H_ADS# <7>
H_ADSTB#0 <7>
H_ADSTB#1 <7> H_BNR# <7> H_BPRI# <7> H_BR0# <7> H_DEFER# <7> H_DBSY# <7>
CLK_MCH_BCLK <6>
CLK_MCH_BCLK# <6> H_DPWR# <8> H_DRDY# <7>
H_HIT# <7> H_HITM# <7> H_LOCK# <7>
H_TRDY# <7>
H_DINV#0 <8> H_DINV#1 <8> H_DINV#2 <8> H_DINV#3 <8>
H_REQ#0 <7> H_REQ#1 <7> H_REQ#2 <7> H_REQ#3 <7> H_REQ#4 <7>
H_RS#0 <7> H_RS#1 <7> H_RS#2 <7>
1
2
10K_0402_5%~D
10K_0402_5%~D
1
VCCA
2
CLK_IN
3
CMD_A
SI3456BDV-T1-E3_TSOP6~D
SI3456BDV-T1-E3_TSOP6~D
100K_0402_5%~D
100K_0402_5%~D
@R1121
@
R1121
D
D
Q153
Q153
A0 A1 A2 A3
G
G
4 5 6 7 8
+3.3V_RUN_D
S
S
45
3
1
C1049
C1049
2
100P_0402_50V8K~D
100P_0402_50V8K~D
GMCH_HDA_RST#
GMCH_HDA_SDOUT
GMCH_HDA_SYNC
GMCH_HDA_SDIN2
U67_OD_DELAY
12
12
3
M_ODT0<16> M_ODT1<16> M_ODT2<17> M_ODT3<17>
T13PAD~D T13PAD~D
M_CLK_DDR0 M_CLK_DDR1 M_CLK_DDR2 M_CLK_DDR3
M_CLK_DDR#0 M_CLK_DDR#1 M_CLK_DDR#2 M_CLK_DDR#3
DDR_CKE0_DIMMA DDR_CKE1_DIMMA DDR_CKE2_DIMMB DDR_CKE3_DIMMB
DDR_CS0_DIMMA# DDR_CS1_DIMMA# DDR_CS2_DIMMB# DDR_CS3_DIMMB#
M_ODT0 M_ODT1 M_ODT2 M_ODT3
SMRCOMP SMRCOMP#
SMRCOMP_VOH SMRCOMP_VOL
+V_DDR_MCH_REF
SM_PWROK TP_SM_DRAMRST# MCH_DREFCLK
MCH_DREFCLK# DREF_SSCLK DREF_SSCLK#
CLK_MCH_3GPLL CLK_MCH_3GPLL#
DMI_MRX_ITX_N0 DMI_MRX_ITX_N1 DMI_MRX_ITX_N2 DMI_MRX_ITX_N3
DMI_MRX_ITX_P0 DMI_MRX_ITX_P1 DMI_MRX_ITX_P2 DMI_MRX_ITX_P3
DMI_MTX_IRX_N0 DMI_MTX_IRX_N1 DMI_MTX_IRX_N2 DMI_MTX_IRX_N3
DMI_MTX_IRX_P0 DMI_MTX_IRX_P1 DMI_MTX_IRX_P2 DMI_MTX_IRX_P3
H_A#[3..35] <7>
+1.8V_MEM
R79 80.6_0402_1%~DR79 80.6_0402_1%~D R80 80.6_0402_1%~DR80 80.6_0402_1%~D
M_CLK_DDR0<16> M_CLK_DDR1<16> M_CLK_DDR2<17> M_CLK_DDR3<17>
M_CLK_DDR#0<16> M_CLK_DDR#1<16> M_CLK_DDR#2<17> M_CLK_DDR#3<17>
DDR_CKE0_DIMMA<16> DDR_CKE1_DIMMA<16> DDR_CKE2_DIMMB<17> DDR_CKE3_DIMMB<17>
DDR_CS0_DIMMA#<16> DDR_CS1_DIMMA#<16> DDR_CS2_DIMMB#<17> DDR_CS3_DIMMB#<17>
SMRCOMP
12
SMRCOMP#
12
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
2
R81 499_0402_1%~DR81 499_0402_1%~D
1
C68
C68
2
1 2
C69
C69
MCH_DREFCLK<6>
MCH_DREFCLK#<6>
DREF_SSCLK<6>
DREF_SSCLK#<6>
CLK_MCH_3GPLL<6> CLK_MCH_3GPLL#<6>
DMI_MRX_ITX_N0<24> DMI_MRX_ITX_N1<24> DMI_MRX_ITX_N2<24> DMI_MRX_ITX_N3<24>
DMI_MRX_ITX_P0<24> DMI_MRX_ITX_P1<24> DMI_MRX_ITX_P2<24> DMI_MRX_ITX_P3<24>
DMI_MTX_IRX_N0<24> DMI_MTX_IRX_N1<24> DMI_MTX_IRX_N2<24> DMI_MTX_IRX_N3<24>
DMI_MTX_IRX_P0<24> DMI_MTX_IRX_P1<24> DMI_MTX_IRX_P2<24> DMI_MTX_IRX_P3<24>
http://hobi-elektronika.net/
H_DSTBN#0 <8> H_DSTBN#1 <8> H_DSTBN#2 <8> H_DSTBN#3 <8>
H_DSTBP#0 <8> H_DSTBP#1 <8> H_DSTBP#2 <8> H_DSTBP#3 <8>
R58
R58
12
1 2
10K_0402_5%~D
10K_0402_5%~D
R1118
@R1118
@
R1122
R1122
0_0603_5%~D
0_0603_5%~D
U67_OD_DELAY
8.2K_0402_5%~D
8.2K_0402_5%~D R1123
R1123
+1.05V_M
1K_0402_1%~D
1K_0402_1%~D
12
499_0402_1%~D
499_0402_1%~D
R87
R87
1
2
1 2
+3.3V_RUN
GFX_VR_ON<49>
R83
R83
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
C70
C70
CL_CLK0<24> CL_DATA0<24>
ICH_CL_PWROK<24,38>
CL_RST0#<24>
DDPC_CTRLCLK<21>
DDPC_CTRLDATA<12,21>
SDVO_CTRLCLK<21>
SDVO_CTRLDATA<21>
CLK_3GPLLREQ#<6> MCH_ICH_SYNC#<24>
HDA support 1.5V
1 2 1 2 1 2 1 2 1 2
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
3
GFX_VID0
GFX_VID0<49>
GFX_VID1
GFX_VID1<49>
GFX_VID2
GFX_VID2<49>
GFX_VID3
GFX_VID3<49>
GFX_VID4
GFX_VID4<49>
GFX_VR_ON
CL_CLK0 CL_DATA0 ICH_CL_PWROK CL_RST0# +CL_VREF
DDPC_CTRLCLK DDPC_CTRLDATA SDVO_CTRLCLK SDVO_CTRLDATA CLK_3GPLLREQ# MCH_ICH_SYNC#
MCH_TSATN#
R420_0402_5%~D R420_0402_5%~D
GMCH_HDA_RST#R
R440_0402_5%~D R440_0402_5%~D
GMCH_HDA_SDIN2_R
R68533_0402_5%~D R68533_0402_5%~D
GMCH_HDA_SDOUT_R
R6860_0402_5%~D R6860_0402_5%~D
GMCH_HDA_SYNC_R
R6870_0402_5%~D R6870_0402_5%~D
+3.3V_ALW +3.3V_RUN_D
Q155
Q155
NTR4003NT1G_SOT23-3
NTR4003NT1G_SOT23-3
D
S
D
S
1 3
@
@
G
G
2
Q153_GATE
AP24 AT21 AV24 AU20
AR24 AR21 AU24 AV20
BC28 AY28 AY36 BB36
BA17 AY16 AV16 AR13
BD17 AY17 BF15 AY13
BG22 BH21
BF28 BH28
AV42 AR36 BF17 BC36
AE41 AE37 AE47 AH39
AE40 AE38 AE48 AH40
AE35 AE43 AE46 AH42
AD35 AE44 AF46 AH43
G33
AH37 AH36 AN36
AJ35
AH34
M28 G36
U2B
U2B
B38 A38 E41 F41
F43 E43
B33 B32
F33 E33
C34
N28
E36 K36 H36
B12
B28 B30 B29 C29 A28
SA_CK_0 SA_CK_1 SB_CK_0 SB_CK_1
SA_CK#_0 SA_CK#_1 SB_CK#_0 SB_CK#_1
SA_CKE_0 SA_CKE_1 SB_CKE_0 SB_CKE_1
SA_CS#_0 SA_CS#_1 SB_CS#_0 SB_CS#_1
SA_ODT_0 SA_ODT_1 SB_ODT_0 SB_ODT_1
SM_RCOMP SM_RCOMP#
SM_RCOMP_VOH SM_RCOMP_VOL
SM_VREF SM_PWROK SM_REXT SM_DRAMRST#
DPLL_REF_CLK DPLL_REF_CLK# DPLL_REF_SSCLK DPLL_REF_SSCLK#
PEG_CLK PEG_CLK#
DMI_RXN_0 DMI_RXN_1 DMI_RXN_2 DMI_RXN_3
DMI_RXP_0 DMI_RXP_1 DMI_RXP_2 DMI_RXP_3
DMI_TXN_0 DMI_TXN_1 DMI_TXN_2 DMI_TXN_3
DMI_TXP_0 DMI_TXP_1 DMI_TXP_2 DMI_TXP_3
GFX_VID_0 GFX_VID_1 GFX_VID_2 GFX_VID_3 GFX_VID_4
GFX_VR_EN
CL_CLK CL_DATA CL_PWROK CL_RST# CL_VREF
DDPC_CTRLCLK DDPC_CTRLDATA SDVO_CTRLCLK SDVO_CTRLDATA CLKREQ# ICH_SYNC#
TSATN#
HDA_BCLK HDA_RST# HDA_SDI HDA_SDO HDA_SYNC
2
TP_MCH_RSVD1
M36
RSVD1 RSVD2 RSVD3 RSVD4 RSVD5 RSVD6 RSVD7 RSVD8
RSVD9 RSVD10 RSVD11 RSVD12 RSVD13
RSVD
RSVD
DDR CLK/ CONTROL/COMPENSATION
DDR CLK/ CONTROL/COMPENSATION
CLK
CLK
CFG
CFG
DMI
DMI
PM
PM
GRAPHICS VID
GRAPHICS VID
MEHDA
MEHDA
NC
NC
MISC
MISC
CANTIGA ES_FCBGA1329~D
CANTIGA ES_FCBGA1329~D
RSVD14 RSVD15
RSVD16 RSVD17
RSVD20
RSVD22 RSVD23 RSVD24 RSVD25
CFG_0
CFG_1
CFG_2
CFG_3
CFG_4
CFG_5
CFG_6
CFG_7
CFG_8
CFG_9 CFG_10 CFG_11 CFG_12 CFG_13 CFG_14 CFG_15 CFG_16 CFG_17 CFG_18 CFG_19 CFG_20
PM_SYNC#
PM_DPRSTP# PM_EXT_TS#_0 PM_EXT_TS#_1
PWROK
RSTIN#
THERMTRIP#
DPRSLPVR
NC_1 NC_2 NC_3 NC_4 NC_5 NC_6 NC_7 NC_8
NC_9 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26
TP_MCH_RSVD2
N36
TP_MCH_RSVD3
R33
TP_MCH_RSVD4
T33
TP_MCH_RSVD5
AH9
TP_MCH_RSVD6
AH10
TP_MCH_RSVD7
AH12
TP_MCH_RSVD8
AH13
TP_MCH_RSVD9
K12
ME_JTAG_TCK
AL34
ME_JTAG_TDI
AK34
ME_JTAG_TDO
AN35
ME_JTAG_TMS
AM35
TP_MCH_RSVD14
T24
TP_MCH_RSVD15
B31
TP_MCH_RSVD16
B2
TP_MCH_RSVD17
M1
TP_MCH_RSVD20
AY21
TP_MCH_RSVD22
BG23
TP_MCH_RSVD23
BF23
TP_MCH_RSVD24
BH18
TP_MCH_RSVD25
BF18
T25 R25 P25 P20 P24
CFG5
C25
CFG6
N24
CFG7
M24 E21
CFG9
C23 C24 N21 P21 T21 R20 M20
CFG16
L21 H21 P29
CFG19
R28
CFG20
T28
PM_SYNC#
R29
H_DPRSTP#
B7 N33
PM_EXTTS#
P32
ICH_PWRGD
AT40
PLTRST1#_R
AT11
THERMTRIP_MCH#
T20
DPRSLPVR
R32
BG48 BF48 BD48 BC48 BH47 BG47 BE47 BH46 BF46 BG45 BH44 BH43 BH6 BH5 BG4 BH3 BF3 BH2 BG2 BE2 BG1
GFX_VR_ON
BF1 BD1 BC1 F1 A47
PLTRST1#_R
THERMTRIP_MCH#
R804 100_0402_5%~D@R804 100_0402_5%~D@
1 2
R805 100_0402_5%~D@R805 100_0402_5%~D@
1 2
R806 100_0402_5%~D@R806 100_0402_5%~D@
1 2
R807 100_0402_5%~D@R807 100_0402_5%~D@
1 2
R1088 51K_0402_1%~D@ R1088 51K_0402_1%~D@
1 2
+3.3V_RUN
12
R156
R156 30K_0402_5%~D
30K_0402_5%~D
12
R157
R157 100K_0402_5%~D
100K_0402_5%~D
R100 100_0402_5%~DR100 100_0402_5%~D
1 2
R102 56_0402_5%~DR102 56_0402_5%~D
T153PAD~DT153PAD~D T154PAD~DT154PAD~D T155PAD~DT155PAD~D T156PAD~DT156PAD~D T157PAD~DT157PAD~D T158PAD~DT158PAD~D T159PAD~DT159PAD~D T160PAD~DT160PAD~D
T6 PAD~DT6 PAD~D T7 PAD~DT7 PAD~D T8 PAD~DT8 PAD~D
T9 PAD~DT9 PAD~D
T10 PAD~DT10 PAD~D T11 PAD~DT11 PAD~D T12 PAD~DT12 PAD~D T164PAD~DT164PAD~D
CPU_MCH_BSEL0 <6,8> CPU_MCH_BSEL1 <6,8>
CPU_MCH_BSEL2 <6,8>
T14 PAD~DT14 PAD~D T15 PAD~DT15 PAD~D
CFG5 <12> CFG6 <12> CFG7 <12>
T16 PAD~DT16 PAD~D
CFG9 <12>
T17 PAD~DT17 PAD~D T18 PAD~DT18 PAD~D T19 PAD~DT19 PAD~D T20 PAD~DT20 PAD~D T21 PAD~DT21 PAD~D T22 PAD~DT22 PAD~D
CFG16 <12>
T23 PAD~DT23 PAD~D T24 PAD~DT24 PAD~D
CFG19 <12>
CFG20 <12>
PM_SYNC# <24> H_DPRSTP# <8,23,47>
PM_EXTTS# <18>
ICH_PWRGD <24,41>
THERMTRIP_MCH# <18>
DPRSLPVR <24,47>
PM_EXTTS#
SM_PWROK
Use for DDR3 signls, if support DDR2 need connect to GND
12
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
2
Date: Sheet
Compal Electronics, Inc.
Cantiga(1 of 6)
Cantiga(1 of 6)
Cantiga(1 of 6)
LA-4041P
LA-4041P
LA-4041P
1
T5 PAD~DT5 PAD~D T123PAD~DT123PAD~D T124PAD~DT124PAD~D T125PAD~DT125PAD~D T126PAD~DT126PAD~D
+1.05V_VCCP
Notes refer page 12
+3.3V_RUN
12
R85 10K_0402_5%~DR85 10K_0402_5%~D
12
R86 0_0402_5%~DR86 0_0402_5%~D
PLTRST1# <22,32>
+1.05V_VCCP
10 56Friday, June 13, 2008
10 56Friday, June 13, 2008
10 56Friday, June 13, 2008
of
of
1
of
1.0
1.0
1.0
Page 11
5
D D
4
3
2
1
U2E
U2D
DDR_A_BS0<16> DDR_A_BS1<16> DDR_A_BS2<16>
DDR_A_RAS#<16> DDR_A_CAS#<16> DDR_A_WE#<16>
DDR_A_DM[0..7]<16>
C C
B B
DDR_A_DQS[0..7]<16>
DDR_A_DQS#[0..7]<16>
DDR_A_MA[0..14]<16>
DDR_A_BS0 DDR_A_BS1 DDR_A_BS2
DDR_A_RAS# DDR_A_CAS#
DDR_A_DM0 DDR_A_D11 DDR_A_DM1 DDR_A_DM2 DDR_A_DM3 DDR_A_DM4 DDR_A_DM5 DDR_A_DM6 DDR_A_DM7
DDR_A_DQS0 DDR_A_DQS1 DDR_A_DQS2 DDR_A_DQS3 DDR_A_DQS4 DDR_A_DQS5 DDR_A_DQS6 DDR_A_DQS7 DDR_A_DQS#0 DDR_A_DQS#1 DDR_A_DQS#2 DDR_A_DQS#3 DDR_A_DQS#4 DDR_A_DQS#5 DDR_A_DQS#6 DDR_A_DQS#7
DDR_A_MA0 DDR_A_MA1 DDR_A_MA2 DDR_A_MA3 DDR_A_MA4 DDR_A_MA5 DDR_A_MA6 DDR_A_MA7 DDR_A_MA8 DDR_A_MA9 DDR_A_MA10 DDR_A_MA11 DDR_A_MA12 DDR_A_MA13 DDR_A_MA14
BD21 BG18 AT25
BB20 BD20 AY20
AM37 AT41 AY41 AU39 BB12
AJ44 AT44 BA43 BC37
AW12
AM7
AJ43 AT43 BA44 BD37 AY12
AM8 BA21
BC24 BG24 BH24 BG25 BA24 BD24 BG27 BF25
AW24
BC21 BG26 BH26 BH17 AY25
AY6 AT7 AJ5
BC8 AU8
BD8 AU9
U2D
SA_BS_0 SA_BS_1 SA_BS_2
SA_RAS# SA_CAS# SA_WE#
SA_DM_0 SA_DM_1 SA_DM_2 SA_DM_3 SA_DM_4 SA_DM_5 SA_DM_6 SA_DM_7
SA_DQS_0 SA_DQS_1 SA_DQS_2 SA_DQS_3 SA_DQS_4 SA_DQS_5 SA_DQS_6 SA_DQS_7 SA_DQS#_0 SA_DQS#_1 SA_DQS#_2 SA_DQS#_3 SA_DQS#_4 SA_DQS#_5 SA_DQS#_6 SA_DQS#_7
SA_MA_0 SA_MA_1 SA_MA_2 SA_MA_3 SA_MA_4 SA_MA_5 SA_MA_6 SA_MA_7 SA_MA_8 SA_MA_9 SA_MA_10 SA_MA_11 SA_MA_12 SA_MA_13 SA_MA_14
SA_DQ_0 SA_DQ_1 SA_DQ_2 SA_DQ_3 SA_DQ_4 SA_DQ_5 SA_DQ_6 SA_DQ_7 SA_DQ_8
SA_DQ_9 SA_DQ_10 SA_DQ_11 SA_DQ_12 SA_DQ_13 SA_DQ_14 SA_DQ_15 SA_DQ_16 SA_DQ_17 SA_DQ_18 SA_DQ_19 SA_DQ_20 SA_DQ_21 SA_DQ_22 SA_DQ_23 SA_DQ_24 SA_DQ_25 SA_DQ_26 SA_DQ_27 SA_DQ_28 SA_DQ_29 SA_DQ_30 SA_DQ_31 SA_DQ_32 SA_DQ_33 SA_DQ_34 SA_DQ_35 SA_DQ_36 SA_DQ_37 SA_DQ_38 SA_DQ_39 SA_DQ_40 SA_DQ_41 SA_DQ_42 SA_DQ_43 SA_DQ_44 SA_DQ_45 SA_DQ_46 SA_DQ_47 SA_DQ_48 SA_DQ_49 SA_DQ_50 SA_DQ_51
DDR SYSTEM MEMORY A
DDR SYSTEM MEMORY A
SA_DQ_52 SA_DQ_53 SA_DQ_54 SA_DQ_55 SA_DQ_56 SA_DQ_57 SA_DQ_58 SA_DQ_59 SA_DQ_60 SA_DQ_61 SA_DQ_62
CANTIGA ES_FCBGA1329~D
CANTIGA ES_FCBGA1329~D
SA_DQ_63
AJ38 AJ41 AN38 AM38 AJ36 AJ40 AM44 AM42 AN43 AN44 AU40 AT38 AN41 AN39 AU44 AU42 AV39 AY44 BA40 BD43 AV41 AY43 BB41 BC40 AY37 BD38 AV37 AT36 AY38 BB38 AV36 AW36 BD13 AU11 BC11 BA12 AU13 AV13 BD12 BC12 BB9 BA9 AU10 AV9 BA11 BD9 AY8 BA6 AV5 AV7 AT9 AN8 AU5 AU6 AT5 AN10 AM11 AM5 AJ9 AJ8 AN12 AM13 AJ11 AJ12
DDR_A_D0 DDR_A_D1 DDR_A_D2 DDR_A_D3 DDR_A_D4 DDR_A_D5 DDR_A_D6DDR_A_WE# DDR_A_D7 DDR_A_D8 DDR_A_D9 DDR_A_D10
DDR_A_D12 DDR_A_D13 DDR_A_D14 DDR_A_D15 DDR_A_D16 DDR_A_D17 DDR_A_D18 DDR_A_D19 DDR_A_D20 DDR_A_D21 DDR_A_D22 DDR_A_D23 DDR_A_D24 DDR_A_D25 DDR_A_D26 DDR_A_D27 DDR_A_D28 DDR_A_D29 DDR_A_D30 DDR_A_D31 DDR_A_D32 DDR_A_D33 DDR_A_D34 DDR_A_D35 DDR_A_D36 DDR_A_D37 DDR_A_D38 DDR_A_D39 DDR_A_D40 DDR_A_D41 DDR_A_D42 DDR_A_D43 DDR_A_D44 DDR_A_D45 DDR_A_D46 DDR_A_D47 DDR_A_D48 DDR_A_D49 DDR_A_D50 DDR_A_D51 DDR_A_D52 DDR_A_D53 DDR_A_D54 DDR_A_D55 DDR_A_D56 DDR_A_D57 DDR_A_D58 DDR_A_D59 DDR_A_D60 DDR_A_D61 DDR_A_D62 DDR_A_D63
DDR_B_BS0<17> DDR_B_BS1<17> DDR_B_BS2<17>
DDR_B_RAS#<17> DDR_B_CAS#<17> DDR_B_WE#<17>
DDR_B_DM[0..7]<17>
DDR_B_DQS[0..7]<17>
DDR_B_DQS#[0..7]<17>
DDR_B_MA[0..14]<17>
DDR_B_BS0 DDR_B_BS1 DDR_B_BS2
DDR_B_RAS# DDR_B_CAS# DDR_B_WE#
DDR_B_DM0 DDR_B_DM1 DDR_B_DM2 DDR_B_DM3 DDR_B_DM4 DDR_B_DM5 DDR_B_DM6 DDR_B_DM7
DDR_B_DQS0 DDR_B_DQS1 DDR_B_DQS2 DDR_B_DQS3 DDR_B_DQS4 DDR_B_DQS5 DDR_B_DQS6 DDR_B_DQS7 DDR_B_DQS#0 DDR_B_DQS#1 DDR_B_DQS#2 DDR_B_DQS#3 DDR_B_DQS#4 DDR_B_DQS#5 DDR_B_DQS#6 DDR_B_DQS#7
DDR_B_MA0 DDR_B_MA1 DDR_B_MA2 DDR_B_MA3 DDR_B_MA4 DDR_B_MA5 DDR_B_MA6 DDR_B_MA7 DDR_B_MA8 DDR_B_MA9 DDR_B_MA10 DDR_B_MA11 DDR_B_MA12 DDR_B_MA13 DDR_B_MA14
BC16 BB17 BB33
AU17 BG16 BF14
AM47 AY47 BD40 BF35 BG11
AL47 AV48 BG41 BG37
AL46 AV47 BH41 BH37
BG9
AV17 BA25 BC25 AU25
AW25
BB28 AU28
AW28
AT33 BD33 BB16
AW33
AY33 BH15 AU33
BA3 AP1 AK2
BH9 BB2 AU1 AN6
BC2 AT2 AN5
U2E
SB_BS_0 SB_BS_1 SB_BS_2
SB_RAS# SB_CAS# SB_WE#
SB_DM_0 SB_DM_1 SB_DM_2 SB_DM_3 SB_DM_4 SB_DM_5 SB_DM_6 SB_DM_7
SB_DQS_0 SB_DQS_1 SB_DQS_2 SB_DQS_3 SB_DQS_4 SB_DQS_5 SB_DQS_6 SB_DQS_7 SB_DQS#_0 SB_DQS#_1 SB_DQS#_2 SB_DQS#_3 SB_DQS#_4 SB_DQS#_5 SB_DQS#_6 SB_DQS#_7
SB_MA_0 SB_MA_1 SB_MA_2 SB_MA_3 SB_MA_4 SB_MA_5 SB_MA_6 SB_MA_7 SB_MA_8 SB_MA_9 SB_MA_10 SB_MA_11 SB_MA_12 SB_MA_13 SB_MA_14
SB_DQ_0 SB_DQ_1 SB_DQ_2 SB_DQ_3 SB_DQ_4 SB_DQ_5 SB_DQ_6 SB_DQ_7 SB_DQ_8
SB_DQ_9 SB_DQ_10 SB_DQ_11 SB_DQ_12 SB_DQ_13 SB_DQ_14 SB_DQ_15 SB_DQ_16 SB_DQ_17 SB_DQ_18 SB_DQ_19 SB_DQ_20 SB_DQ_21 SB_DQ_22 SB_DQ_23 SB_DQ_24 SB_DQ_25 SB_DQ_26 SB_DQ_27 SB_DQ_28 SB_DQ_29 SB_DQ_30 SB_DQ_31 SB_DQ_32 SB_DQ_33 SB_DQ_34 SB_DQ_35 SB_DQ_36 SB_DQ_37 SB_DQ_38 SB_DQ_39 SB_DQ_40 SB_DQ_41 SB_DQ_42 SB_DQ_43 SB_DQ_44 SB_DQ_45 SB_DQ_46 SB_DQ_47 SB_DQ_48 SB_DQ_49 SB_DQ_50 SB_DQ_51 SB_DQ_52
DDR SYSTEM MEMORY B
DDR SYSTEM MEMORY B
SB_DQ_53 SB_DQ_54 SB_DQ_55 SB_DQ_56 SB_DQ_57 SB_DQ_58 SB_DQ_59 SB_DQ_60 SB_DQ_61 SB_DQ_62
CANTIGA ES_FCBGA1329~D
CANTIGA ES_FCBGA1329~D
SB_DQ_63
AH46 AP47 AP46 AJ46 AJ48 AM48 AP48 AU47 AU46 BA48 AY48 AT47 AR47 BA47 BC47 BC46 BC44 BG43 BF43 BE45 BC41 BF40 BF41 BG38 BF38 BH35 BG35 BH40 BG39 BG34 BH34 BH14 BG12 BH11 BG8 BH12 BF11 BF8 BG7 BC5 BC6 AY3 AY1 BF6 BF5 BA1 BD3 AV2 AU3 AR3 AN2 AY2 AV1 AP3 AR1 AL1 AL2 AJ1 AH1 AM2 AM3 AH3 AJ3
DDR_B_D1 DDR_B_D2 DDR_B_D3 DDR_B_D4 DDR_B_D5 DDR_B_D6 DDR_B_D7 DDR_B_D8 DDR_B_D9 DDR_B_D10 DDR_B_D11 DDR_B_D12 DDR_B_D13 DDR_B_D14 DDR_B_D15 DDR_B_D16 DDR_B_D17 DDR_B_D18 DDR_B_D19 DDR_B_D20 DDR_B_D21 DDR_B_D22 DDR_B_D23 DDR_B_D24 DDR_B_D25 DDR_B_D26 DDR_B_D27 DDR_B_D28 DDR_B_D29 DDR_B_D30 DDR_B_D31 DDR_B_D32 DDR_B_D33 DDR_B_D34 DDR_B_D35 DDR_B_D36 DDR_B_D37 DDR_B_D38 DDR_B_D39 DDR_B_D40 DDR_B_D41 DDR_B_D42 DDR_B_D43 DDR_B_D44 DDR_B_D45 DDR_B_D46 DDR_B_D47 DDR_B_D48 DDR_B_D49 DDR_B_D50 DDR_B_D51 DDR_B_D52 DDR_B_D53 DDR_B_D54 DDR_B_D55 DDR_B_D56 DDR_B_D57 DDR_B_D58 DDR_B_D59 DDR_B_D60 DDR_B_D61 DDR_B_D62 DDR_B_D63
DDR_B_D0
AK47
DDR_B_D[0..63] <17>DDR_A_D[0..63] <16>
A A
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
5
4
3
2
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
Cantiga(2 of 6)
Cantiga(2 of 6)
Cantiga(2 of 6)
LA-4041P
LA-4041P
LA-4041P
1.0
1.0
11 56Friday, June 13, 2008
11 56Friday, June 13, 2008
11 56Friday, June 13, 2008
1
1.0
of
of
of
Page 12
5
4
+VCC_PEG
3
2
1
Strap Pin Table
U2C
U2C
BIA_PWM<19>
D D
The value is recommended per Intel
C C
B B
R688 2.4K_0402_1%~DR688 2.4K_0402_1%~D
CRT_HSYNC<20>
CRT_VSYNC<20>
PANEL_BKEN_MCH<37>
LDDC_CLK_MCH<19> LDDC_DATA_MCH<19>
1 2
LCD_ACLK-_MCH<19> LCD_ACLK+_MCH<19> LCD_BCLK-_MCH<19> LCD_BCLK+_MCH<19>
LCD_A0-_MCH<19> LCD_A1-_MCH<19> LCD_A2-_MCH<19>
LCD_A0+_MCH<19> LCD_A1+_MCH<19> LCD_A2+_MCH<19>
LCD_B0-_MCH<19> LCD_B1-_MCH<19> LCD_B2-_MCH<19>
LCD_B0+_MCH<19> LCD_B1+_MCH<19> LCD_B2+_MCH<19>
75_0402_5%~D
75_0402_5%~D
12
R1114
R1114
CRT_BLU<20> CRT_GRN<20> CRT_RED<20>
CRT_HSYNC CRT_HSYNC_R
R672 976_0402_1%~DR672 976_0402_1%~D
CRT_VSYNC CRT_VSYNC_R
BIA_PWM PANEL_BKEN_MCH
LDDC_CLK_MCH LDDC_DATA_MCH
ENVDD<19>
LCD_ACLK-_MCH LCD_ACLK+_MCH LCD_BCLK-_MCH LCD_BCLK+_MCH
LCD_A0-_MCH LCD_A1-_MCH LCD_A2-_MCH
LCD_A0+_MCH LCD_A1+_MCH LCD_A2+_MCH
LCD_B0-_MCH LCD_B1-_MCH LCD_B2-_MCH
LCD_B0+_MCH LCD_B1+_MCH LCD_B2+_MCH
75_0402_5%~D
75_0402_5%~D
12
12
R1115
R1115
1 2
R480 30_0402_1%~DR480 30_0402_1%~D
12
1 2
R673 30_0402_1%~DR673 30_0402_1%~D
ENVDD L_IBG
75_0402_5%~D
75_0402_5%~D
R1116
R1116
CRT_BLU CRT_GRN CRT_RED
G_CLK_DDC2 G_DAT_DDC2
CRT_IREF
L32
L_BKLT_CTRL
G32
L_BKLT_EN
M32
L_CTRL_CLK
M33
L_CTRL_DATA
K33
L_DDC_CLK
J33
L_DDC_DATA
M29
L_VDD_EN
C44
LVDS_IBG
B43
LVDS_VBG
E37
LVDS_VREFH
E38
LVDS_VREFL
C41
LVDSA_CLK#
C40
LVDSA_CLK
B37
LVDSB_CLK#
A37
LVDSB_CLK
H47
LVDSA_DATA#_0
E46
LVDSA_DATA#_1
G40
LVDSA_DATA#_2
A40
LVDSA_DATA#_3
H48
LVDSA_DATA_0
D45
LVDSA_DATA_1
F40
LVDSA_DATA_2
B40
LVDSA_DATA_3
A41
LVDSB_DATA#_0
H38
LVDSB_DATA#_1
G37
LVDSB_DATA#_2
J37
LVDSB_DATA#_3
B42
LVDSB_DATA_0
G38
LVDSB_DATA_1
F37
LVDSB_DATA_2
K37
LVDSB_DATA_3
F25
TVA_DAC
H25
TVB_DAC
K25
TVC_DAC
H24
TV_RTN
C31
TV_DCONSEL_0
E32
TV_DCONSEL_1
E28
CRT_BLUE
G28
CRT_GREEN
J28
CRT_RED
G29
CRT_IRTN
H32
CRT_DDC_CLK
J32
CRT_DDC_DATA
J29
CRT_HSYNC
E29
CRT_TVO_IREF
L29
CRT_VSYNC
PEGCOMP
T37
PEG_COMPI
PEG_RX#_0 PEG_RX#_1 PEG_RX#_2 PEG_RX#_3 PEG_RX#_4 PEG_RX#_5 PEG_RX#_6 PEG_RX#_7 PEG_RX#_8 PEG_RX#_9
PEG_RX_0 PEG_RX_1 PEG_RX_2 PEG_RX_3 PEG_RX_4 PEG_RX_5 PEG_RX_6 PEG_RX_7 PEG_RX_8
PEG_RX_9 PEG_RX_10 PEG_RX_11 PEG_RX_12 PEG_RX_13 PEG_RX_14 PEG_RX_15
PEG_TX#_0 PEG_TX#_1 PEG_TX#_2 PEG_TX#_3 PEG_TX#_4 PEG_TX#_5 PEG_TX#_6 PEG_TX#_7 PEG_TX#_8 PEG_TX#_9
PEG_TX_0
PEG_TX_1
PEG_TX_2
PEG_TX_3
PEG_TX_4
PEG_TX_5
PEG_TX_6
PEG_TX_7
PEG_TX_8
PEG_TX_9 PEG_TX_10 PEG_TX_11 PEG_TX_12 PEG_TX_13 PEG_TX_14 PEG_TX_15
T36
H44 J46 L44 L40 N41 P48 N44 T43 U43 Y43 Y48 Y36 AA43 AD37 AC47 AD39
H43 J44 L43 L41 N40 P47 N43 T42 U42 Y42 W47 Y37 AA42 AD36 AC48 AD40
J41 M46 M47 M40 M42 R48 N38 T40 U37 U40 Y40 AA46 AA37 AA40 AD43 AC46
J42 L46 M48 M39 M43 R47 N37 T39 U36 U39 Y39 Y46 AA36 AA39 AD42 AD46
DPB_AUX#
DPC_DOCK_AUX#
DPB_AUX DPB_HPD#
DPC_DOCK_AUX DPC_DOCK_HPD#
DPB_LANE_N0 DPB_LANE_N1 DPB_LANE_N2 DPB_LANE_N3 DPC_LANE_N0 DPC_LANE_N1 DPC_LANE_N2 DPC_LANE_N3
DPB_LANE_P0 DPB_LANE_P1 DPB_LANE_P2 DPB_LANE_P3 DPC_LANE_P0 DPC_LANE_P1 DPC_LANE_P2 DPC_LANE_P3
PEG_COMPO
LVDS
LVDS
PEG_RX#_10 PEG_RX#_11 PEG_RX#_12 PEG_RX#_13 PEG_RX#_14 PEG_RX#_15
TV
TV
PEG_TX#_10 PEG_TX#_11 PEG_TX#_12
PCI-EXPRESS GRAPHICS
PCI-EXPRESS GRAPHICS
PEG_TX#_13 PEG_TX#_14 PEG_TX#_15
VGA
VGA
CANTIGA ES_FCBGA1329~D
CANTIGA ES_FCBGA1329~D
R105
R105
49.9_0402_1%~D
49.9_0402_1%~D
1 2
DPB_AUX# <21>
DPC_DOCK_AUX# <21>
DPB_AUX <21>
DPB_HPD# <21>
DPC_DOCK_AUX <21>
DPC_DOCK_HPD# <35>
C716 0.1U_0402_10V7K~DC716 0.1U_0402_10V7K~D
12
C717 0.1U_0402_10V7K~DC717 0.1U_0402_10V7K~D
12
C718 0.1U_0402_10V7K~DC718 0.1U_0402_10V7K~D
12
C719 0.1U_0402_10V7K~DC719 0.1U_0402_10V7K~D
12
C720 0.1U_0402_10V7K~DC720 0.1U_0402_10V7K~D
12
C721 0.1U_0402_10V7K~DC721 0.1U_0402_10V7K~D
12
C722 0.1U_0402_10V7K~DC722 0.1U_0402_10V7K~D
12
C723 0.1U_0402_10V7K~DC723 0.1U_0402_10V7K~D
12
C724 0.1U_0402_10V7K~DC724 0.1U_0402_10V7K~D
12
C725 0.1U_0402_10V7K~DC725 0.1U_0402_10V7K~D
12
C726 0.1U_0402_10V7K~DC726 0.1U_0402_10V7K~D
12
C727 0.1U_0402_10V7K~DC727 0.1U_0402_10V7K~D
12
C728 0.1U_0402_10V7K~DC728 0.1U_0402_10V7K~D
12
C729 0.1U_0402_10V7K~DC729 0.1U_0402_10V7K~D
12
C730 0.1U_0402_10V7K~DC730 0.1U_0402_10V7K~D
12
C731 0.1U_0402_10V7K~DC731 0.1U_0402_10V7K~D
12
DPB_LANE_N0_C <21> DPB_LANE_N1_C <21> DPB_LANE_N2_C <21> DPB_LANE_N3_C <21> DPC_LANE_N0_C <35> DPC_LANE_N1_C <35> DPC_LANE_N2_C <35> DPC_LANE_N3_C <35>
DPB_LANE_P0_C <21> DPB_LANE_P1_C <21> DPB_LANE_P2_C <21> DPB_LANE_P3_C <21> DPC_LANE_P0_C <35> DPC_LANE_P1_C <35> DPC_LANE_P2_C <35> DPC_LANE_P3_C <35>
CFG5 DMI X2 Select
iTPM Host
CFG6
Interface Management
CFG7
Engine Crypto Strap
PCI Express
CFG9
Graphic Lane
FSB Dynamic
CFG16
ODT
CFG19
DMI Lane Reversal
SDVO/PCIE
CFG20
Concurrent Operation
SDVO_CRTL_DATA
DDPC_CTRLDATA
Low = DMI x 2 High = DMI x 4 (Default) Low = iTPM enable High = iTPM disable(Defult) Low = TLS cipher suite with no confidentiality High = TLS cipher suite with
confidentiality(Default) Low = Reverse Lane
High = Normal Operation(Default)
Low=Dynamic ODT Disable High=Dynamic ODT Enable(default) Low=Normal (default) High=Lane Reversed
Low=Only SDVO or PCIEx1 is operational (default) High=SDVO and PCIEx1 are operating simultaneously via PEG port Low=No SDVO Device Present (default) High=SDVO Device Present
Low=DisplayPort disabled (default) High=DisplayPort device present
R106 2.21K_0402_1%~D@R106 2.21K_0402_1%~D@ R107 2.21K_0402_1%~D@R107 2.21K_0402_1%~D@ R108 2.21K_0402_1%~D@R108 2.21K_0402_1%~D@ R109 2.21K_0402_1%~D@R109 2.21K_0402_1%~D@ R110 2.21K_0402_1%~D@R110 2.21K_0402_1%~D@
1 2 1 2 1 2 1 2 1 2
CFG5<10> CFG6<10> CFG7<10> CFG9<10> CFG16<10>
CFG[5:16] have internal pullup
R111 4.02K_0402_1%~D@R111 4.02K_0402_1%~D@ R112 4.02K_0402_1%~D@R112 4.02K_0402_1%~D@ R113 4.02K_0402_1%~D@R113 4.02K_0402_1%~D@
1 2 1 2 1 2
CFG19<10> CFG20<10>
DDPC_CTRLDATA<10,21>
CFG[19:20] have internal pulldown
+3.3V_RUN
1 2
R679 150_0402_1%~DR679 150_0402_1%~D
1 2
R680 150_0402_1%~DR680 150_0402_1%~D
1 2
R681 150_0402_1%~DR681 150_0402_1%~D
1 2
R682 100K_0402_5%~DR682 100K_0402_5%~D
A A
CRT_BLU CRT_GRN CRT_RED ENVDD
5
+3.3V_RUN
R675
R675
2.2K_0402_5%~D
2.2K_0402_5%~D
G_DAT_DDC2 DAT_DDC2
NO CONNECT FOR DISCRETE
R676
R676
12
12
2.2K_0402_5%~D
2.2K_0402_5%~D
@
@
1 2
R8550_0402_5%~D
R8550_0402_5%~D
Q21A
Q21A
+3.3V_RUN
2 5
Q21B 2N7002DW-7-F_SOT363-6~DQ21B 2N7002DW-7-F_SOT363-6~D
4
@
@
1 2
R856 0_0402_5%~D
R856 0_0402_5%~D
4
CLK_DDC2G_CLK_DDC2
61
2N7002DW-7-F_SOT363-6~D
2N7002DW-7-F_SOT363-6~D
3
CLK_DDC2 <20>
DAT_DDC2 <20>
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
3
2
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
Cantiga(3 of 6)
Cantiga(3 of 6)
Cantiga(3 of 6)
LA-4041P
LA-4041P
LA-4041P
12 56Friday, June 13, 2008
12 56Friday, June 13, 2008
12 56Friday, June 13, 2008
of
of
1
of
1.0
1.0
1.0
Page 13
5
220U_D2_4VY_R15M~D
220U_D2_4VY_R15M~D
1
C109
C109
2
4.7U_0603_6.3V6M~D
4.7U_0603_6.3V6M~D
1
1
C115
C115
2
2
+VCC_AXF
12
1
2
+VCC_TX_LVDS
C136
C136
+VCC_PEG
+VCC_DMI
1
2
0.47U_0402_10V4Z~D
0.47U_0402_10V4Z~D
C142
C142
C143
C143
1
2
C147
C147
10U_0805_4VAM~D
10U_0805_4VAM~D
+1.05V_VCCP
0.47U_0402_10V4Z~D
0.47U_0402_10V4Z~D
C110
C110
2.2U_0603_10V7K~D
2.2U_0603_10V7K~D
C116
C116
1U_0603_10V4Z~D
1U_0603_10V4Z~D
10U_0805_4VAM~D
10U_0805_4VAM~D
@C125
@
1
C125
2
+1.8V_SM_CK
+3.3V_RUN_HV
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
C137
C137
GMCH_VTTLF1 GMCH_VTTLF2 GMCH_VTTLF3
0.47U_0402_10V4Z~D
0.47U_0402_10V4Z~D C144
C144
1
2
12
12
CRB 270uF
1
+
+
2
D D
4.7U_0603_6.3V6M~D
4.7U_0603_6.3V6M~D
1
C114
C114
2
+1.05V_M
C C
R118
R118 0_1210_5%~D
0_1210_5%~D
+3.3V_RUN
1 2
R1076 0_0603_5%~DR1076 0_0603_5%~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
B B
A A
2
0.47U_0402_10V4Z~D
0.47U_0402_10V4Z~D
1
2
+1.8V_MEM +1.8V_SM_CK
L7
L7 LQM21FN1R0N00 _0805~D
LQM21FN1R0N00 _0805~D
Rdc=0.1~0.2,rated current=220mA(MAX)
U2H
U2H
U13
VTT_1
T13
VTT_2
U12
VTT_3
T12
VTT_4
U11
VTT_5
T11
VTT_6
U10
VTT_7
T10
VTT_8
U9
VTT_9
T9
VTT_10
U8
VTT_11
T8
VTT_12
U7
VTT_13
T7
VTT_14
U6
VTT_15
VTT
T6
U5
T5 V3
U3
V2
U2
T2 V1
U1
C126
C126
B22 B21 A21
BF21 BH20 BG20 BF20
K47 C35
B35 A35
V48 U48 V47 U47 U46
AH48 AF48 AH47 AG47
A8 L1
AB2
1_0603_5%~D
1_0603_5%~D
12
5
VTT
VTT_16 VTT_17 VTT_18 VTT_19 VTT_20 VTT_21 VTT_22 VTT_23 VTT_24 VTT_25
POWER
POWER
VCC_AXF_1 VCC_AXF_2 VCC_AXF_3
VCC_SM_CK_1 VCC_SM_CK_2 VCC_SM_CK_3 VCC_SM_CK_4
VCC_TX_LVDS VCC_HV_1
VCC_HV_2 VCC_HV_3
VCC_PEG_1 VCC_PEG_2 VCC_PEG_3 VCC_PEG_4 VCC_PEG_5
VCC_DMI_1 VCC_DMI_2 VCC_DMI_3 VCC_DMI_4
VTTLF1 VTTLF2 VTTLF3
L47
L47 HK1608R10J-T_0603~D
HK1608R10J-T_0603~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
R121
R121
1
C146
C146
2
AXF
AXF
SM CK
SM CK
HV
HV
PEG
PEG
VTTLF
VTTLF
12
DMI
DMI
VCCA_CRT_DAC_1 VCCA_CRT_DAC_2
VCCA_DAC_BG VSSA_DAC_BG
CRTPLLA PEGA SM
CRTPLLA PEGA SM
VCCA_DPLLA VCCA_DPLLB
VCCA_HPLL VCCA_MPLL
VCCA_LVDS VSSA_LVDS
VCCA_PEG_BG
A LVDS
A LVDS
VCCA_PEG_PLL
VCCA_SM_1 VCCA_SM_2 VCCA_SM_3 VCCA_SM_4 VCCA_SM_5 VCCA_SM_6 VCCA_SM_7 VCCA_SM_8 VCCA_SM_9
VCCA_SM_CK_1 VCCA_SM_CK_2 VCCA_SM_CK_3 VCCA_SM_CK_4
VCCA_SM_CK_5 VCCA_SM_CK_NCTF_1 VCCA_SM_CK_NCTF_2 VCCA_SM_CK_NCTF_3 VCCA_SM_CK_NCTF_4 VCCA_SM_CK_NCTF_5
A CK
A CK
VCCA_SM_CK_NCTF_6 VCCA_SM_CK_NCTF_7 VCCA_SM_CK_NCTF_8
VCCA_TV_DAC_1 VCCA_TV_DAC_2
TV
TV
HDA
HDA
VCCD_TVDAC
VCCD_QDAC
VCCD_HPLL
VCCD_PEG_PLL
D TV/CRT
D TV/CRT
VCCD_LVDS_1 VCCD_LVDS_2
LVDS
LVDS
CANTIGA ES_FCBGA1329~D
CANTIGA ES_FCBGA1329~D
+VCC_TX_LVDS+1.8V_MEM
1000P_0402_50V7K~D
1000P_0402_50V7K~D
1
2
C744
C744
22U_0805_6.3V6M~D
22U_0805_6.3V6M~D
1
C745
C745
2
118.8mA Max.
VCC_HDA
B27 A26
A25 B25
F47 L48 AD1 AE1
J48 J47
AD48
AA48
AR20 AP20 AN20 AR17 AP17 AN17 AT16 AR16 AP16
AP28 AN28 AP25 AN25 AN24 AM28 AM26 AM25 AL25 AM24 AL24 AM23 AL23
B24 A24
A32
M25 L28 AF1 AA47
M38 L37
4
+3.3V_CRT_DAC
+1.05V_M_DPLLA +1.05V_M_DPLLB +1.05V_M_HPLL +1.05V_M_MPLL
+VCC_TX_LVDS
+VCCA_PEG_BG
+1.05V_M_PEGPLL
+1.05V_M_SM_CK
+1.5V_RUN_QDAC
1U_0603_10V4Z~D
1U_0603_10V4Z~D
1
2
4
+1.8V_MEM
C743
C743
1U_0603_10V4Z~D
1U_0603_10V4Z~D
1
C121
C121
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C127
C127
2
+1.5V_RUN
+3.3V_CRT_DAC
0.01U_0402_25V7K~D
0.01U_0402_25V7K~D
1
2
1 2
R778 0_0402_5%~DR778 0_0402_5%~D
1 2
R779 0_0402_5%~D@R779 0_0402_5%~D@
1
C117
C117
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
+1.05V_M_A_SM
4.7U_0603_6.3V6M~D
4.7U_0603_6.3V6M~D
1
1
C122
C122
2
2
22U_0805_6.3V6M~D
22U_0805_6.3V6M~D
1
1
C128
C128
2
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C998
C998
2
+1.05V_M_PEGPLL
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C734
C734
C735
C735
2
R116
R116
1 2
22U_0805_6.3V6M~D
22U_0805_6.3V6M~D
22U_0805_6.3V6M~D
22U_0805_6.3V6M~D
0_0805_5%~D
0_0805_5%~D
@C124
@
1
C123
C123
C124
2
1 2
2.2U_0603_6.3V6K~D
2.2U_0603_6.3V6K~D R119 0_1210_5%~DR119 0_1210_5%~D
@C129
@
C129
+1.05V_M
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
1
C141
C141
2
2
220U_D2_4VY_R15M~D
220U_D2_4VY_R15M~D
3
+3.3V_RUN+3.3V_CRT_DAC
0.01U_0402_25V7K~D
0.01U_0402_25V7K~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D BLM18PG181SN1_0603~D
BLM18PG181SN1_0603~D
1
1
C732
C732
C733
C733
2
2
+VCC_TX_LVDS
+1.5V_RUN +3.3V_RUN
+1.05V_M
100U_D2E_6.3VM_R15M~D
100U_D2E_6.3VM_R15M~D
1
+
+
C120
C120
2
+1.05V_M
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
C140
C140
+VCC_DMI
@L6
@
1
LBC2518T91NM_1210~D
LBC2518T91NM_1210~D
+
C145
@+C145
@
2
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
3
12
L43
L43
1000P_0402_50V7K~D
1000P_0402_50V7K~D
1
C736
C736
2
12
PJP52
PJP52 PAD-OPEN1x1m
PAD-OPEN1x1m
12
L6
+VCC_PEG
220U_D2_4VY_R15M~D
220U_D2_4VY_R15M~D
4.7U_0603_6.3V6M~D
4.7U_0603_6.3V6M~D
1
1
+
+
2
+1.05V_M
10U_0805_4VAM~D
10U_0805_4VAM~D
+1.05V_M_HPLL
+1.05V_M_DPLLA +1.05V_M_DPLLB
64.8mA Max. 64.8mA Max.
1
C112
C112
C111
C111
2
2
L3
L3
BLM21PG221SN1D_0805~D
BLM21PG221SN1D_0805~D
1 2
C118
C118
12
R117
R117
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
4.7U_0603_6.3V6M~D
4.7U_0603_6.3V6M~D
1
1
C130
C130
2
2
10UH_LB2012T100MR_20%_0805~D
10UH_LB2012T100MR_20%_0805~D
220U_D2_4VY_R15M~D
220U_D2_4VY_R15M~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
1
+
+
C741
C741
2
2
http://hobi-elektronika.net/
+VCC_PEG
+1.05V_M
2
1 2
R114
R114
22U_0805_6.3V6M~D
22U_0805_6.3V6M~D
0_1210_5%~D
0_1210_5%~D
1 2
R115
@R115
@
C113
C113
0_1210_5%~D
0_1210_5%~D
+1.05V_M_PEGPLL
1_0402_5%~D
1_0402_5%~D
+1.05V_M +1.05V_M
L4
L4
12
BLM18AG121SN1D_0603~D
BLM18AG121SN1D_0603~D
C131
C131
L45
L45
12
C739
C739
2
+1.05V_M
+1.05V_VCCP
Follow ERB,CRB option to select +1.05V_M or +1.05V_VCCP
+1.5V_RUN_QDAC +1.5V_RUN
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C119
C119
2
1
0.01U_0402_25V7K~D
0.01U_0402_25V7K~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D L44
L44 BLM18PG181SN1_0603~D
1
C737
C737
C738
C738
2
+1.05V_M_MPLL
BLM18PG181SN1_0603~D
1
2
139.2mA Max.24mA Max.
1
2
1
2
12
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D L5
L5 LQH32CNR15M33L_1210~D
LQH32CNR15M33L_1210~D R120
R120
C132
C132
0_0603_5%~D
0_0603_5%~D
1 2 1
C133
C133 22U_0805_6.3VAM~D
22U_0805_6.3VAM~D
2
L46
L46
10UH_LB2012T100MR_20%_0805~D
10UH_LB2012T100MR_20%_0805~D
220U_D2_4VY_R15M~D
220U_D2_4VY_R15M~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
+
+
C740
C740
C742
C742
2
12
+1.05V_M+1.05V_M
12
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
Cantiga(4 of 6)
Cantiga(4 of 6)
Cantiga(4 of 6)
LA-4041P
LA-4041P
LA-4041P
13 56Friday, June 06, 2008
13 56Friday, June 06, 2008
13 56Friday, June 06, 2008
of
of
1
of
1.0
1.0
1.0
Page 14
5
+1.05V_M
D D
CRB 270uF
0.22U_0402_10V4Z~D
220U_D2_4VY_R15M~D
220U_D2_4VY_R15M~D
1
C152
C152
+
+
2
Layout Note: Place close to GMCH
C C
Layout Note: Inside GMCH cavity.
B B
A A
0.22U_0402_10V4Z~D
22U_0805_6.3VAM~D
22U_0805_6.3VAM~D
C153
C153
1
1
C154
C154
2
2
0.22U_0402_10V4Z~D
0.22U_0402_10V4Z~D
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
C155
C155
C156
1
2
C156
1
2
1 2
R123
R123 0_0402_5%~D
0_0402_5%~D
AG34 AC34 AB34 AA34
U34 AM33 AK33
AJ33 AG33 AF33
AE33 AC33 AA33
W33
U33 AH28 AF28 AC28 AA28
AJ26 AG26 AE26 AC26 AH25 AG25 AF25 AG24
AJ23 AH23 AF23
U2F
U2F
VCC_1 VCC_2 VCC_3 VCC_4
Y34
VCC_5
V34
VCC_6 VCC_7 VCC_8 VCC_9 VCC_10 VCC_11 VCC_12
VCC_13 VCC_14 VCC_15
Y33
VCC_16 VCC_17
V33
VCC_18 VCC_19 VCC_20 VCC_21 VCC_22 VCC_23 VCC_24 VCC_25 VCC_26 VCC_27 VCC_28 VCC_29 VCC_30 VCC_31 VCC_32 VCC_33 VCC_34
T32
VCC_35
VCC CORE
VCC CORE
4
VCC_NCTF_1 VCC_NCTF_2 VCC_NCTF_3 VCC_NCTF_4 VCC_NCTF_5 VCC_NCTF_6
POWER
POWER
VCC_NCTF_7 VCC_NCTF_8
VCC_NCTF_9 VCC_NCTF_10 VCC_NCTF_11 VCC_NCTF_12 VCC_NCTF_13 VCC_NCTF_14 VCC_NCTF_15 VCC_NCTF_16 VCC_NCTF_17 VCC_NCTF_18 VCC_NCTF_19 VCC_NCTF_20 VCC_NCTF_21 VCC_NCTF_22 VCC_NCTF_23 VCC_NCTF_24 VCC_NCTF_25 VCC_NCTF_26 VCC_NCTF_27 VCC_NCTF_28 VCC_NCTF_29 VCC_NCTF_30 VCC_NCTF_31
VCC NCTF
VCC NCTF
VCC_NCTF_32 VCC_NCTF_33 VCC_NCTF_34 VCC_NCTF_35 VCC_NCTF_36 VCC_NCTF_37 VCC_NCTF_38 VCC_NCTF_39 VCC_NCTF_40 VCC_NCTF_41 VCC_NCTF_42 VCC_NCTF_43 VCC_NCTF_44
CANTIGA ES_FCBGA1329~D
CANTIGA ES_FCBGA1329~D
AM32 AL32 AK32 AJ32 AH32 AG32 AE32 AC32 AA32 Y32 W32 U32 AM30 AL30 AK30 AH30 AG30 AF30 AE30 AC30 AB30 AA30 Y30 W30 V30 U30 AL29 AK29 AJ29 AH29 AG29 AE29 AC29 AA29 Y29 W29 V29 AL28 AK28 AL26 AK26 AK25 AK24 AK23
+1.05V_M
+1.8V_MEM
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
2
C149
C149
1
Layout Note: Place close to GMCH
VCC_AXG_SENSE<49> VSS_AXG_SENSE<49>
3
330U_D2_2.5VY_R15M
330U_D2_2.5VY_R15M
1
C148
C148
+
+
2
Layout Note: Place on the edge
22U_0805_6.3V6M~D
22U_0805_6.3V6M~D
1
1
C150
C150
2
2
+VCC_GFXCORE
VCC_AXG_SENSE VSS_AXG_SENSE
22U_0805_6.3V6M~D
22U_0805_6.3V6M~D
C151
C151
AP33 AN33 BH32 BG32
BF32 BD32 BC32 BB32 BA32 AY32
AW32
AV32 AU32 AT32 AR32 AP32 AN32 BH31 BG31
BF31 BG30 BH29 BG29
BF29 BD29 BC29 BB29 BA29 AY29
AW29
AV29 AU29 AT29 AR29 AP29
BA36 BB24 BD16 BB21
AW16 AW13
AT13
AE25 AB25 AA25 AE24 AC24 AA24
AE23 AC23 AB23 AA23
AJ21 AG21 AE21 AC21 AA21
AH20
AF20 AE20 AC20 AB20 AA20
AM15
AL15 AE15
AJ15 AH15 AG15
AF15 AB15 AA15
AN14
AM14
AJ14 AH14
Y26
Y24
Y21
T17 T16
Y15 V15 U15
U14 T14
U2G
U2G
VCC_SM_1 VCC_SM_2 VCC_SM_3 VCC_SM_4 VCC_SM_5 VCC_SM_6 VCC_SM_7 VCC_SM_8 VCC_SM_9 VCC_SM_10 VCC_SM_11 VCC_SM_12 VCC_SM_13 VCC_SM_14 VCC_SM_15 VCC_SM_16 VCC_SM_17 VCC_SM_18 VCC_SM_19 VCC_SM_20 VCC_SM_21 VCC_SM_22 VCC_SM_23 VCC_SM_24 VCC_SM_25 VCC_SM_26 VCC_SM_27 VCC_SM_28 VCC_SM_29 VCC_SM_30 VCC_SM_31 VCC_SM_32 VCC_SM_33 VCC_SM_34 VCC_SM_35
VCC_SM_36/NC VCC_SM_37/NC VCC_SM_38/NC VCC_SM_39/NC VCC_SM_40/NC VCC_SM_41/NC VCC_SM_42/NC
VCC_AXG_1 VCC_AXG_2 VCC_AXG_3 VCC_AXG_4 VCC_AXG_5 VCC_AXG_6 VCC_AXG_7 VCC_AXG_8 VCC_AXG_9 VCC_AXG_10 VCC_AXG_11 VCC_AXG_12 VCC_AXG_13 VCC_AXG_14 VCC_AXG_15 VCC_AXG_16 VCC_AXG_17 VCC_AXG_18 VCC_AXG_19 VCC_AXG_20 VCC_AXG_21 VCC_AXG_22 VCC_AXG_23 VCC_AXG_24 VCC_AXG_25 VCC_AXG_26 VCC_AXG_27 VCC_AXG_28 VCC_AXG_29 VCC_AXG_30 VCC_AXG_31 VCC_AXG_32 VCC_AXG_33 VCC_AXG_34 VCC_AXG_35 VCC_AXG_36 VCC_AXG_37 VCC_AXG_38 VCC_AXG_39 VCC_AXG_40 VCC_AXG_41 VCC_AXG_42
VCC_AXG_SENSE VSS_AXG_SENSE
2
POWER
POWER
VCC SMVCC GFX
VCC SMVCC GFX
VCC GFX NCTF
VCC GFX NCTF
VCC_AXG_NCTF_1 VCC_AXG_NCTF_2 VCC_AXG_NCTF_3 VCC_AXG_NCTF_4 VCC_AXG_NCTF_5 VCC_AXG_NCTF_6 VCC_AXG_NCTF_7 VCC_AXG_NCTF_8
VCC_AXG_NCTF_9 VCC_AXG_NCTF_10 VCC_AXG_NCTF_11 VCC_AXG_NCTF_12 VCC_AXG_NCTF_13 VCC_AXG_NCTF_14 VCC_AXG_NCTF_15 VCC_AXG_NCTF_16 VCC_AXG_NCTF_17 VCC_AXG_NCTF_18 VCC_AXG_NCTF_19 VCC_AXG_NCTF_20 VCC_AXG_NCTF_21 VCC_AXG_NCTF_22 VCC_AXG_NCTF_23 VCC_AXG_NCTF_24 VCC_AXG_NCTF_25 VCC_AXG_NCTF_26 VCC_AXG_NCTF_27 VCC_AXG_NCTF_28 VCC_AXG_NCTF_29 VCC_AXG_NCTF_30 VCC_AXG_NCTF_31 VCC_AXG_NCTF_32 VCC_AXG_NCTF_33 VCC_AXG_NCTF_34 VCC_AXG_NCTF_35 VCC_AXG_NCTF_36 VCC_AXG_NCTF_37 VCC_AXG_NCTF_38 VCC_AXG_NCTF_39 VCC_AXG_NCTF_40 VCC_AXG_NCTF_41 VCC_AXG_NCTF_42 VCC_AXG_NCTF_43 VCC_AXG_NCTF_44 VCC_AXG_NCTF_45 VCC_AXG_NCTF_46 VCC_AXG_NCTF_47 VCC_AXG_NCTF_48 VCC_AXG_NCTF_49 VCC_AXG_NCTF_50 VCC_AXG_NCTF_51 VCC_AXG_NCTF_52 VCC_AXG_NCTF_53 VCC_AXG_NCTF_54 VCC_AXG_NCTF_55 VCC_AXG_NCTF_56 VCC_AXG_NCTF_57 VCC_AXG_NCTF_58 VCC_AXG_NCTF_59 VCC_AXG_NCTF_60
VCC_SM_LF1 VCC_SM_LF2 VCC_SM_LF3 VCC_SM_LF4 VCC_SM_LF5 VCC_SM_LF6 VCC_SM_LF7
VCC SM LF
VCC SM LF
+VCC_GFXCORE
W28 V28 W26 V26 W25 V25 W24 V24 W23 V23 AM21 AL21 AK21 W21 V21 U21 AM20 AK20 W20 U20 AM19 AL19 AK19 AJ19 AH19 AG19 AF19 AE19 AB19 AA19 Y19 W19 V19 U19 AM17 AK17 AH17 AG17 AF17 AE17 AC17 AB17 Y17 W17 V17 AM16 AL16 AK16 AJ16 AH16 AG16 AF16 AE16 AC16 AB16 AA16 Y16 W16 V16 U16
AV44 BA37 AM40 AV21 AY5 AM10 BB13
VCCSM_LF1 VCCSM_LF2 VCCSM_LF3 VCCSM_LF4 VCCSM_LF5 VCCSM_LF6 VCCSM_LF7
1
330U_D2_2.5VY_R15M
330U_D2_2.5VY_R15M
330U_D2_2.5VY_R15M
@
@
1
2
330U_D2_2.5VY_R15M
@
@
C746
C746
C748
C748
1
C747
C747
+
+
2
1U_0603_10V4Z~D
1U_0603_10V4Z~D
1
C749
C749
2
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
C158
C158
1
1
2
2
Layout Note: Place close to GMCH
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
1
1
C750
C750
2
2
0.22U_0402_10V4Z~D
0.22U_0402_10V4Z~D
0.22U_0402_10V4Z~D
0.22U_0402_10V4Z~D
C159
C159
C160
C160
1
2
1
+
+
2
0.47U_0402_16V4Z~D
0.47U_0402_16V4Z~D
1
2
Layout Note: Inside GMCH cavity for VCC_AXG.
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
C157
C157
C751
C751
10U_0805_10V4Z~D
10U_0805_10V4Z~D
22U_0805_6.3VAM~D
22U_0805_6.3VAM~D
1
1
C752
C752
C753
C753
2
2
1U_0402_6.3V4Z~D
1U_0402_6.3V4Z~D
1U_0402_6.3V4Z~D
0.47U_0402_10V4Z~D
0.47U_0402_10V4Z~D
C161
C161
1
2
1U_0402_6.3V4Z~D
C162
C162
C163
C163
1
1
2
2
CANTIGA ES_FCBGA1329~D
CANTIGA ES_FCBGA1329~D
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
5
4
3
2
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
Cantiga(5 of 6)
Cantiga(5 of 6)
Cantiga(5 of 6)
LA-4041P
LA-4041P
LA-4041P
14 56Friday, June 13, 2008
14 56Friday, June 13, 2008
14 56Friday, June 13, 2008
of
of
1
of
1.0
1.0
1.0
Page 15
5
U2I
U2I
AU48
VSS_1
AR48
VSS_2
AL48
VSS_3
BB47
VSS_4
AW47
VSS_5
AN47
VSS_6
AJ47
VSS_7
AF47
VSS_8
AD47
D D
C C
B B
A A
AB47
BD46 BA46 AY46 AV46 AR46
AM46
BF44 AH44 AD44 AA44
M44
BC43 AV43 AU43
AM43
BG42 AY42 AT42 AN42
AJ42
AE42
BD41 AU41
AM41
AH41 AD41 AA41
M41
BG40 BB40 AV40 AN40
AT39
AM39
AJ39
AE39
BH38 BC38 BA38 AU38 AH38 AD38 AA38
BF37 BB37
AW37
AT37 AN37
AJ37
BG36 BD36 AK15 AU36
VSS_9 VSS_10
Y47
VSS_11
T47
VSS_12
N47
VSS_13
L47
VSS_14
G47
VSS_15 VSS_16 VSS_17 VSS_18 VSS_19 VSS_20 VSS_21
V46
VSS_22
R46
VSS_23
P46
VSS_24
H46
VSS_25
F46
VSS_26 VSS_27 VSS_28 VSS_29 VSS_30
Y44
VSS_31
U44
VSS_32
T44
VSS_33 VSS_34
F44
VSS_35 VSS_36 VSS_37 VSS_38 VSS_39
J43
VSS_40
C43
VSS_41 VSS_42 VSS_43 VSS_44 VSS_45 VSS_46 VSS_47
N42
VSS_48
L42
VSS_49 VSS_50 VSS_51 VSS_52 VSS_53 VSS_54 VSS_55
Y41
VSS_56
U41
VSS_57
T41
VSS_58 VSS_59
G41
VSS_60
B41
VSS_61 VSS_62 VSS_63 VSS_64 VSS_65
H40
VSS_66
E40
VSS_67 VSS_68 VSS_69 VSS_70 VSS_71
N39
VSS_72
L39
VSS_73
B39
VSS_74 VSS_75 VSS_76 VSS_77 VSS_78 VSS_79 VSS_80 VSS_81
Y38
VSS_82
U38
VSS_83
T38
VSS_84
J38
VSS_85
F38
VSS_86
C38
VSS_87 VSS_88 VSS_89 VSS_90 VSS_91 VSS_92 VSS_93
H37
VSS_94
C37
VSS_95 VSS_96 VSS_97 VSS_98 VSS_99
VSS
VSS
CANTIGA ES_FCBGA1329~D
CANTIGA ES_FCBGA1329~D
VSS_100 VSS_101 VSS_102 VSS_103 VSS_104 VSS_105 VSS_106 VSS_107 VSS_108 VSS_109 VSS_110 VSS_111 VSS_112 VSS_113 VSS_114 VSS_115 VSS_116 VSS_117 VSS_118 VSS_119 VSS_120 VSS_121 VSS_122 VSS_123 VSS_124 VSS_125 VSS_126 VSS_127 VSS_128 VSS_129 VSS_130 VSS_131 VSS_132 VSS_133 VSS_134 VSS_135 VSS_136 VSS_137 VSS_138 VSS_139 VSS_140 VSS_141 VSS_142 VSS_143 VSS_144 VSS_145 VSS_146 VSS_147 VSS_148 VSS_149 VSS_150 VSS_151 VSS_152 VSS_153 VSS_154 VSS_155 VSS_156 VSS_157 VSS_158 VSS_159 VSS_160 VSS_161 VSS_162 VSS_163 VSS_164 VSS_165 VSS_166 VSS_167 VSS_168 VSS_169 VSS_170 VSS_171 VSS_172 VSS_173 VSS_174 VSS_175 VSS_176 VSS_177 VSS_178 VSS_179 VSS_180 VSS_181 VSS_182 VSS_183 VSS_184 VSS_185 VSS_186 VSS_187 VSS_188 VSS_189 VSS_190 VSS_191 VSS_192 VSS_193 VSS_194 VSS_195 VSS_196 VSS_197 VSS_198 VSS_199
AM36 AE36 P36 L36 J36 F36 B36 AH35 AA35 Y35 U35 T35 BF34 AM34 AJ34 AF34 AE34 W34 B34 A34 BG33 BC33 BA33 AV33 AR33 AL33 AH33 AB33 P33 L33 H33 N32 K32 F32 C32 A31 AN29 T29 N29 K29 H29 F29 A29 BG28 BD28 BA28 AV28 AT28 AR28 AJ28 AG28 AE28 AB28 Y28 P28 K28 H28 F28 C28 BF26 AH26 AF26 AB26 AA26 C26 B26 BH25 BD25 BB25 AV25 AR25 AJ25 AC25 Y25 N25 L25 J25 G25 E25 BF24 AD12 AY24 AT24 AJ24 AH24 AF24 AB24 R24 L24 K24 J24 G24 F24 E24 BH23 AG23 Y23 B23 A23 AJ6
4
U2J
U2J
BG21
VSS_199
L12
VSS_200
AW21
VSS_201
AU21
VSS_202
AP21
VSS_203
AN21
VSS_204
AH21
VSS_205
AF21
VSS_206
AB21
VSS_207
R21
VSS_208
M21
VSS_209
J21
VSS_210
G21
VSS_211
BC20
VSS_212
BA20
VSS_213
AW20
VSS_214
AT20
VSS_215
AJ20
VSS_216
AG20
VSS_217
Y20
VSS_218
N20
VSS_219
K20
VSS_220
F20
VSS_221
C20
VSS_222
A20
VSS_223
BG19
VSS_224
A18
VSS_225
BG17
VSS_226
BC17
VSS_227
AW17
VSS_228
AT17
VSS_229
BA16 AU16
AN16
BG15 AC15
W15
BG14 AA14
BG13 BC13 BA13
AN13
AJ13
AE13
BF12 AV12 AT12
AM12
AA12
BD11 BB11 AY11 AN11 AH11
BG10 AV10 AT10
AJ10 AE10 AA10
R17 M17 H17 C17
N16 G16
C14
N13 G13
N11 G11 C11
M10 BF9 BC9 AN9 AM9 AD9
BH8 BB8 AV8 AT8
K16 E16
A15
L13 E13
J12 A12
Y11
G9
B9
VSS_230 VSS_231 VSS_232 VSS_233
VSS_235 VSS_237
VSS_238 VSS_239 VSS_240 VSS_241 VSS_242 VSS_243 VSS_244 VSS_245 VSS_246 VSS_247 VSS_248 VSS_249 VSS_250 VSS_251 VSS_252
VSS_255 VSS_256 VSS_257 VSS_258 VSS_259 VSS_260 VSS_261 VSS_262 VSS_263 VSS_264 VSS_265 VSS_266 VSS_267 VSS_268 VSS_269 VSS_270 VSS_271 VSS_272 VSS_273
VSS_275 VSS_276 VSS_277 VSS_278 VSS_279 VSS_280 VSS_281 VSS_282 VSS_283 VSS_284 VSS_285 VSS_286 VSS_287 VSS_288 VSS_289 VSS_290 VSS_291 VSS_292 VSS_293 VSS_294 VSS_295 VSS_296
VSS
VSS
CANTIGA ES_FCBGA1329~D
CANTIGA ES_FCBGA1329~D
VSS_NCTF_1 VSS_NCTF_2 VSS_NCTF_3 VSS_NCTF_4 VSS_NCTF_5 VSS_NCTF_6 VSS_NCTF_7 VSS_NCTF_8
VSS_NCTF_9 VSS_NCTF_10 VSS_NCTF_11 VSS_NCTF_12 VSS_NCTF_13 VSS_NCTF_14
VSS NCTF
VSS NCTF
VSS_NCTF_15 VSS_NCTF_16
VSS_SCB_1 VSS_SCB_2 VSS_SCB_3 VSS_SCB_4 VSS_SCB_5
VSS SCB
VSS SCB
NC
NC
3
VSS_297 VSS_298 VSS_299 VSS_300 VSS_301 VSS_302 VSS_303 VSS_304 VSS_305 VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_311 VSS_312 VSS_313 VSS_314 VSS_315 VSS_316 VSS_317 VSS_318 VSS_319 VSS_320 VSS_321 VSS_322 VSS_323 VSS_324 VSS_325
VSS_327 VSS_328 VSS_329 VSS_330 VSS_331 VSS_332 VSS_333 VSS_334 VSS_335 VSS_336 VSS_337 VSS_338 VSS_339 VSS_340 VSS_341 VSS_342 VSS_343 VSS_344 VSS_345 VSS_346 VSS_347 VSS_348 VSS_349 VSS_350
VSS_351 VSS_352 VSS_353 VSS_354
NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42
AH8 Y8 L8 E8 B8 AY7 AU7 AN7 AJ7 AE7 AA7 N7 J7 BG6 BD6 AV6 AT6 AM6 M6 C6 BA5 AH5 AD5 Y5 L5 J5 H5 F5 BE4
BC3 AV3 AL3 R3 P3 F3 BA2 AW2 AU2 AR2 AP2 AJ2 AH2 AF2 AE2 AD2 AC2 Y2 M2 K2 AM1 AA1 P1 H1
U24 U28 U25 U29
AF32 AB32 V32 AJ30 AM29 AF29 AB29 U26 U23 AL20 V20 AC19 AL17 AJ17 AA17 U17
BH48 BH1 A48 C1 A3
E1 D2 C3 B4 A5 A6 A43 A44 B45 C46 D47 B47 A46 F48 E48 C48 B48
2
1
http://hobi-elektronika.net/
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
5
4
3
2
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
Cantiga(6 of 6)
Cantiga(6 of 6)
Cantiga(6 of 6)
LA-4041P
LA-4041P
LA-4041P
15 56Thursday, June 05, 2008
15 56Thursday, June 05, 2008
15 56Thursday, June 05, 2008
of
of
1
of
1.0
1.0
1.0
Page 16
5
DDR_A_DQS#[0..7]<11>
DDR_A_D[0..63]<11> DDR_A_DM[0..7]<11> DDR_A_DQS[0..7]<11>
DDR_A_MA[0..14]<11>
D D
+1.8V_MEM
2.2U_0603_6.3V6K~D
2.2U_0603_6.3V6K~D
2.2U_0603_6.3V6K~D
2.2U_0603_6.3V6K~D C166
C166
1
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
C C
+0.9V_DDR_VTT
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
B B
A A
1
1
2
2
C176
C176
C175
C175
DDR_A_MA3 DDR_A_MA1
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
DDR_A_BS0 DDR_A_MA10
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
DDR_CS0_DIMMA# DDR_A_RAS#
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
DDR_A_CAS# DDR_A_WE#
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
DDR_CS1_DIMMA# M_ODT1
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
DDR_CKE1_DIMMA
DDR_CKE0_DIMMA DDR_A_BS2
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
2
C177
C177
5
2.2U_0603_6.3V6K~D
2.2U_0603_6.3V6K~D
C167
C167
C168
C168
1
1
2
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
C171
C171
C172
C172
1
1
2
2
Layout Note: Place one cap close to every 2 pullup resistors terminated to +0.9V_DDR_VTT
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
1
2
2
C179
C179
C178
C178
+0.9V_DDR_VTT
RN1
RN1
1 4 2 3
RN3
RN3
1 4 2 3
RN5
RN5
1 4 2 3
RN7
RN7
1 4 2 3
RN9
RN9
1 4 2 3
12
R130
R130 56_0402_5%~D
56_0402_5%~D
RN12
RN12
2 3 1 4
1
2
1
2
2.2U_0603_6.3V6K~D
2.2U_0603_6.3V6K~D
C180
C180
C173
C173
RN4
RN4
RN6
RN6
RN8
RN8
RN10
RN10
RN11
RN11
RN13
RN13
RN2
RN2
1
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2.2U_0603_6.3V6K~D
2.2U_0603_6.3V6K~D
C169
C169
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
2
1
2
C181
C181
14 23
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
14 23
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
14 23
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
14 23
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
14 23
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
14 23
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
14 23
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
C170
C170
1
2
C174
C174
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
2
C182
C182
DDR_A_MA12 DDR_A_MA8
DDR_A_MA6 DDR_A_MA7
DDR_A_MA5 DDR_A_MA9
DDR_A_MA4 DDR_A_MA2
DDR_A_BS1 DDR_A_MA0
DDR_A_MA13 M_ODT0
DDR_A_MA11 DDR_A_MA14
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
Layout Note: Place near JDIMMA
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
1
2
2
C183
C183
C184
C184
4
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
1
2
2
C185
C185
C186
C186
Layout Note: Place these resistor closely JDIMMA,all trace length<750 mil
Layout Note: Place these resistor closely JDIMMA,all trace length Max=1.3"
4
3
+1.8V_MEM +1.8V_MEM +V_DDR_MCH_REF
JDIMMA
JDIMMA
1
VREF
3
DDR_A_D0 DDR_A_D1
DDR_A_DQS#0 DDR_A_DQS0
DDR_A_D2 DDR_A_D3
DDR_A_D8 DDR_A_D9
DDR_A_DQS#1 DDR_A_DQS1
DDR_A_D11
DDR_A_D16
DDR_A_DQS#2 DDR_A_DQS2
DDR_A_D18
DDR_A_D24 DDR_A_D25
DDR_A_DM3
DDR_A_D26 DDR_A_D30 DDR_A_D27
DDR_CKE0_DIMMA<10>
DDR_A_BS2<11>
DDR_A_BS0<11> DDR_A_WE#<11>
DDR_A_CAS#<11>
DDR_CS1_DIMMA#<10>
M_ODT1<10>
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
1
2
2
C187
C187
C188
C188
MEM_SDATA<17,24> MEM_SCLK<17,24>
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
3
DDR_CKE0_DIMMA
DDR_A_BS2 DDR_A_MA12
DDR_A_MA9 DDR_A_MA7 DDR_A_MA8
DDR_A_MA5 DDR_A_MA3 DDR_A_MA1
DDR_A_MA10 DDR_A_BS0 DDR_A_WE#
DDR_A_CAS# DDR_CS1_DIMMA#
M_ODT1 DDR_A_D32
DDR_A_D33 DDR_A_DQS#4
DDR_A_DQS4 DDR_A_D34
DDR_A_D35 DDR_A_D40
DDR_A_D41 DDR_A_DM5 DDR_A_D42
DDR_A_D43
DDR_A_D49
DDR_A_DQS#6 DDR_A_DQS6
DDR_A_D50 DDR_A_D51 DDR_A_D55
DDR_A_D57 DDR_A_DM7 DDR_A_D58
DDR_A_D59 MEM_SDATA
MEM_SCLK
+3.3V_M
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2.2U_0603_6.3V6K~D
2.2U_0603_6.3V6K~D
C189
C189
C190
C190
1
1
2
2
VSS
5
DQ0
7
DQ1
9
VSS
11
DQS0#
13
DQS0
15
VSS
17
DQ2
19
DQ3
21
VSS
23
DQ8
25
DQ9
27
VSS
29
DQS1#
31
DQS1
33
VSS
35
DQ10
37
DQ11
39
VSS
41
VSS
43
DQ16
45
DQ17
47
VSS
49
DQS2#
51
DQS2
53
VSS
55
DQ18
57
DQ19
59
VSS
61
DQ24
63
DQ25
65
VSS
67
DM3
69
NC
71
VSS
73
DQ26
75
DQ27
77
VSS
79
CKE0
81
VDD
83
NC
85
BA2
87
VDD
89
A12
91
A9
93
A8
95
VDD
97
A5
99
A3
101
A1
103
VDD
105
A10/AP
107
BA0
109
WE#
111
VDD
113
CAS#
115
NC/S1#
117
VDD
119
NC/ODT1
121
VSS
123
DQ32
125
DQ33
127
VSS
129
DQS4#
131
DQS4
133
VSS
135
DQ34
137
DQ35
139
VSS
141
DQ40
143
DQ41
145
VSS
147
DM5
149
VSS
151
DQ42
153
DQ43
155
VSS
157
DQ48
159
DQ49
161
VSS
163
NC,TEST
165
VSS
167
DQS6#
169
DQS6
171
VSS
173
DQ50
175
DQ51
177
VSS
179
DQ56
181
DQ57
183
VSS
185
DM7
187
VSS
189
DQ58
191
DQ59
193
VSS
195
SDA
197
SCL
199
VDDSPD
201
G1
FOX_AS0A426-N4RN-7F~D
FOX_AS0A426-N4RN-7F~D
REVERSE
NC/CKE1
DIMMA
2
VSS DQ4 DQ5 VSS DM0 VSS DQ6 DQ7
VSS DQ12 DQ13
VSS
DM1
VSS
CK0#
VSS DQ14 DQ15
VSS
VSS DQ20 DQ21
VSS
DM2
VSS DQ22 DQ23
VSS DQ28 DQ29
VSS
DQS3#
DQS3
VSS DQ30 DQ31
VSS
VDD
NC/A15 NC/A14
VDD
VDD
VDD
RAS#
VDD ODT0
NC/A13
VDD
VSS DQ36 DQ37
VSS
DM4
VSS DQ38 DQ39
VSS DQ44 DQ45
VSS
DQS5#
DQS5
VSS DQ46 DQ47
VSS DQ52 DQ53
VSS
CK1#
VSS
DM6
VSS DQ54 DQ55
VSS DQ60 DQ61
VSS
DQS7#
DQS7
VSS DQ62 DQ63
VSS
SAO
2
1
+V_DDR_MCH_REF
2
DDR_A_D4
4
DDR_A_D5
6 8
DDR_A_DM0
10 12
DDR_A_D6
14
DDR_A_D7
16 18
DDR_A_D12
20
DDR_A_D13
22 24
DDR_A_DM1
26 28
M_CLK_DDR0
30
CK0
NC
A11
A7 A6
A4 A2
A0 BA1 S0#
NC
CK1
SA1
G2
M_CLK_DDR#0
32 34
DDR_A_D14DDR_A_D10
36
DDR_A_D15
38 40
42
DDR_A_D20
44
DDR_A_D21DDR_A_D17
46 48 50
DDR_A_DM2
52 54
DDR_A_D22
56
DDR_A_D23DDR_A_D19
58 60
DDR_A_D28
62
DDR_A_D29
64 66
DDR_A_DQS#3
68
DDR_A_DQS3
70 72 74
DDR_A_D31
76 78
DDR_CKE1_DIMMA
80 82 84
DDR_A_MA14
86 88
DDR_A_MA11
90 92
DDR_A_MA6
94 96
DDR_A_MA4
98
DDR_A_MA2
100
DDR_A_MA0
102 104
DDR_A_BS1
106
DDR_A_RAS#
108
DDR_CS0_DIMMA#
110 112
M_ODT0
114
DDR_A_MA13
116 118 120 122
DDR_A_D36
124
DDR_A_D37
126 128
DDR_A_DM4
130 132
DDR_A_D38
134
DDR_A_D39
136 138
DDR_A_D44
140
DDR_A_D45
142 144
DDR_A_DQS#5
146
DDR_A_DQS5
148 150
DDR_A_D46
152
DDR_A_D47
154 156
DDR_A_D52DDR_A_D48
158
DDR_A_D53
160 162
M_CLK_DDR1
164
M_CLK_DDR#1
166 168
DDR_A_DM6
170 172
DDR_A_D54
174 176 178
DDR_A_D60DDR_A_D56
180
DDR_A_D61
182 184
DDR_A_DQS#7
186
DDR_A_DQS7
188 190
DDR_A_D62
192
DDR_A_D63
194 196
R128 10K_0402_5%~DR128 10K_0402_5%~D
198 200 202
1 2
R129 10K_0402_5%~DR129 10K_0402_5%~D
1 2
2.2U_0603_6.3V6K~D
2.2U_0603_6.3V6K~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C164
C164
2
M_CLK_DDR0 <10>
M_CLK_DDR#0 <10>
DDR_CKE1_DIMMA <10>
DDR_A_BS1 <11>
DDR_A_RAS# <11> DDR_CS0_DIMMA# <10>
M_ODT0 <10>
M_CLK_DDR1 <10>
M_CLK_DDR#1 <10>
1
C165
C165
2
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
DDRII-SODIMM SLOT1
DDRII-SODIMM SLOT1
DDRII-SODIMM SLOT1
LA-4041P
LA-4041P
LA-4041P
16 56Friday, June 13, 2008
16 56Friday, June 13, 2008
16 56Friday, June 13, 2008
1
of
of
of
Page 17
5
DDR_B_DQS#[0..7]<11>
DDR_B_D[0..63]<11> DDR_B_DM[0..7]<11> DDR_B_DQS[0..7]<11>
DDR_B_MA[0..14]<11>
D D
C C
B B
A A
+1.8V_MEM
+0.9V_DDR_VTT
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
2
C202
C202
DDR_B_MA3 DDR_B_MA1
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
DDR_B_BS0 DDR_B_MA10
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
DDR_B_BS1 DDR_B_MA0
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
DDR_CS2_DIMMB# DDR_B_RAS#
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
DDR_B_WE# DDR_B_CAS#
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
DDR_CKE3_DIMMB
DDR_CS3_DIMMB# M_ODT3
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
2.2U_0603_6.3V6K~D
2.2U_0603_6.3V6K~D
2.2U_0603_6.3V6K~D
2.2U_0603_6.3V6K~D
1
2
C203
C203
1 4 2 3
1 4 2 3
1 4 2 3
1 4 2 3
1 4 2 3
R133
R133 56_0402_5%~D
56_0402_5%~D
2 3 1 4
C194
C194
C193
C193
1
1
2
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D C198
C198
1
2
Layout Note: Place one cap close to every 2 pullup resistors terminated to +0.9V_DDR_VTT
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
1
2
2
C205
C205
C204
C204
+0.9V_DDR_VTT
RN14
RN14
RN16
RN16
RN18
RN18
RN20
RN20
RN22
RN22
12
RN25
RN25
5
1
2
2.2U_0603_6.3V6K~D
2.2U_0603_6.3V6K~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
C199
C199
RN15
RN15
RN17
RN17
RN19
RN19
RN21
RN21
RN23
RN23
RN24
RN24
RN26
RN26
1
2
1
2
C206
C206
2.2U_0603_6.3V6K~D
2.2U_0603_6.3V6K~D C196
C196
C195
C195
1
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
C200
C200
1
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
2
C207
C207
DDR_B_MA9
14
DDR_B_MA12
23
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
DDR_B_MA14
14
DDR_B_MA11
23
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
DDR_B_MA5
14
DDR_B_MA8
23
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
DDR_B_MA7
14
DDR_B_MA6
23
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
DDR_B_MA4
14
DDR_B_MA2
23
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
M_ODT2
14
DDR_B_MA13
23
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
DDR_B_BS2
14
DDR_CKE2_DIMMB
23
56_0404_4P2R_5%~D
56_0404_4P2R_5%~D
Layout Note: Place near JDIMMB
2.2U_0603_6.3V6K~D
2.2U_0603_6.3V6K~D C197
C197
1
2
C201
C201
1
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
1
2
2
C208
C208
C209
C209
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
2
C210
C210
4
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
2
C211
C211
Layout Note: Place these resistor closely JDIMMB,all trace length<750 mil
Layout Note: Place these resistor closely JDIMMB,all trace length Max=1.3"
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
1
2
2
C212
C212
C213
C213
4
1
2
C214
C214
3
JDIMMB
JDIMMB
1
VREF
3
C216
C216
5 7
9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39
41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99
101 103 105 107 109 111 113 115 117 119 121 123 125 127 129 131 133 135 137 139 141 143 145 147 149 151 153 155 157 159 161 163 165 167 169 171 173 175 177 179 181 183 185 187 189 191 193 195 197 199 201
VSS DQ0 DQ1 VSS DQS0# DQS0 VSS DQ2 DQ3 VSS DQ8 DQ9 VSS DQS1# DQS1 VSS DQ10 DQ11 VSS
VSS DQ16 DQ17 VSS DQS2# DQS2 VSS DQ18 DQ19 VSS DQ24 DQ25 VSS DM3 NC VSS DQ26 DQ27 VSS CKE0
NC/CKE1 VDD NC BA2 VDD A12 A9 A8 VDD A5 A3 A1 VDD A10/AP BA0 WE# VDD CAS# NC/S1# VDD NC/ODT1 VSS DQ32 DQ33 VSS DQS4# DQS4 VSS DQ34 DQ35 VSS DQ40 DQ41 VSS DM5 VSS DQ42 DQ43 VSS DQ48 DQ49 VSS NC,TEST VSS DQS6# DQS6 VSS DQ50 DQ51 VSS DQ56 DQ57 VSS DM7 VSS DQ58 DQ59 VSS SDA SCL VDDSPD GND
FOX_AS0A426-N8RN-7F_RV
FOX_AS0A426-N8RN-7F_RV
NC/A15 NC/A14
NC/A13
DIMMB
STANDARD
DDR_B_D0 DDR_B_D5 DDR_B_D1
DDR_B_DQS#0 DDR_B_DQS0
DDR_B_D2 DDR_B_D3
DDR_B_D8 DDR_B_D9
DDR_B_DQS#1 DDR_B_DQS1
DDR_B_D10 DDR_B_D11
DDR_B_D16 DDR_B_D20 DDR_B_D17
DDR_B_DQS#2 DDR_B_DQS2
DDR_B_D18 DDR_B_D19
DDR_B_D24 DDR_B_D25
DDR_B_DM3
DDR_B_D26 DDR_B_D27
DDR_CKE2_DIMMB<10>
DDR_B_BS2<11>
DDR_B_BS0<11> DDR_B_WE#<11>
DDR_B_CAS#<11>
DDR_CS3_DIMMB#<10>
M_ODT3<10>
MEM_SDATA<16,24> MEM_SCLK<16,24>
+3.3V_M
DDR_CKE2_DIMMB
DDR_B_BS2 DDR_B_MA12
DDR_B_MA9 DDR_B_MA8
DDR_B_MA5 DDR_B_MA3 DDR_B_MA1
DDR_B_MA10 DDR_B_BS0 DDR_B_RAS# DDR_B_WE#
DDR_B_CAS# DDR_CS3_DIMMB#
M_ODT3 DDR_B_D32
DDR_B_D33 DDR_B_DQS#4
DDR_B_DQS4 DDR_B_D34
DDR_B_D35 DDR_B_D40
DDR_B_D41 DDR_B_DM5 DDR_B_D42
DDR_B_D43 DDR_B_D48
DDR_B_D49
DDR_B_DQS#6 DDR_B_DQS6
DDR_B_D50 DDR_B_D51
DDR_B_D56 DDR_B_D57
DDR_B_DM7 DDR_B_D58
DDR_B_D59 MEM_SDATA
MEM_SCLK
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
3
2.2U_0603_6.3V6K~D
2.2U_0603_6.3V6K~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
C215
C215
1
1
2
2
+1.8V_MEM+1.8V_MEM +V_DDR_MCH_REF
2
VSS
4
DQ4
6
DQ5
8
VSS
10
DM0
12
VSS
14
DQ6
16
DQ7
18
VSS
20
DQ12
22
DQ13
24
VSS
26
DM1
28
VSS
30
CK0
32
CK0#
34
VSS
36
DQ14
38
DQ15
40
VSS
42
VSS
44
DQ20
46
DQ21
48
VSS
50
NC
52
DM2
54
VSS
56
DQ22
58
DQ23
60
VSS
62
DQ28
64
DQ29
66
VSS
68
DQS3#
70
DQS3
72
VSS
74
DQ30
76
DQ31
78
VSS
80 82
VDD
84 86 88
VDD
90
A11
92
A7
94
A6
96
VDD
98
A4
100
A2
102
A0
104
VDD
106
BA1
108
RAS#
110
S0#
112
VDD
114
ODT0
116 118
VDD
120
NC
122
VSS
124
DQ36
126
DQ37
128
VSS
130
DM4
132
VSS
134
DQ38
136
DQ39
138
VSS
140
DQ44
142
DQ45
144
VSS
146
DQS5#
148
DQS5
150
VSS
152
DQ46
154
DQ47
156
VSS
158
DQ52
160
DQ53
162
VSS
164
CK1
166
CK1#
168
VSS
170
DM6
172
VSS
174
DQ54
176
DQ55
178
VSS
180
DQ60
182
DQ61
184
VSS
186
DQS7#
188
DQS7
190
VSS
192
DQ62
194
DQ63
196
VSS
198
SAO
200
SA1
202
GND
2
+V_DDR_MCH_REF
DDR_B_D4
DDR_B_DM0 DDR_B_D6
DDR_B_D7 DDR_B_D12
DDR_B_D13 DDR_B_DM1 M_CLK_DDR2
M_CLK_DDR#2 DDR_B_D14
DDR_B_D15
DDR_B_D21
DDR_B_DM2 DDR_B_D22
DDR_B_D23 DDR_B_D28
DDR_B_D29 DDR_B_DQS#3
DDR_B_DQS3 DDR_B_D30
DDR_B_D31 DDR_CKE3_DIMMB
DDR_B_MA14 DDR_B_MA11
DDR_B_MA7 DDR_B_MA6
DDR_B_MA4 DDR_B_MA2 DDR_B_MA0
DDR_B_BS1 DDR_CS2_DIMMB# M_ODT2
DDR_B_MA13
DDR_B_D36 DDR_B_D37
DDR_B_DM4 DDR_B_D38
DDR_B_D39 DDR_B_D44
DDR_B_D45 DDR_B_DQS#5
DDR_B_DQS5 DDR_B_D46
DDR_B_D47 DDR_B_D52
DDR_B_D53 M_CLK_DDR3
M_CLK_DDR#3 DDR_B_DM6 DDR_B_D54
DDR_B_D55 DDR_B_D60
DDR_B_D61 DDR_B_DQS#7
DDR_B_DQS7 DDR_B_D62
DDR_B_D63
10K_0402_5%~D
10K_0402_5%~D
2
12
R132
R132
1
0.1U_0402_16V4Z~D
1
2
+3.3V_M
12
C191
C191
0.1U_0402_16V4Z~D
1
C192
C192
2
2.2U_0603_6.3V6K~D
2.2U_0603_6.3V6K~D
M_CLK_DDR2 <10>
M_CLK_DDR#2 <10>
DDR_CKE3_DIMMB <10>
DDR_B_BS1 <11>
DDR_B_RAS# <11> DDR_CS2_DIMMB# <10>
M_ODT2 <10>
M_CLK_DDR3 <10>
M_CLK_DDR#3 <10>
R131
R131
10K_0402_5%~D
10K_0402_5%~D
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
DDRII-SODIMM SLOT2
DDRII-SODIMM SLOT2
DDRII-SODIMM SLOT2
LA-4041P
LA-4041P
LA-4041P
1
17 56Friday, June 13, 2008
17 56Friday, June 13, 2008
17 56Friday, June 13, 2008
of
of
of
Page 18
5
+3.3V_M
12
R134
R134
8.2K_0402_5%~D
8.2K_0402_5%~D
+1.05V_VCCP
R135
R135
2.2K_0402_5%~D
D D
H_THERMTRIP#<7>
THERMTRIP_MCH#<10>
2.2K_0402_5%~D
1 2
MMST3904-7-F_SOT323-3~D
MMST3904-7-F_SOT323-3~D
+1.05V_VCCP
R138
R138
2.2K_0402_5%~D
2.2K_0402_5%~D
1 2
MMST3904-7-F_SOT323-3~D
MMST3904-7-F_SOT323-3~D
Q5
Q5
Q6
Q6
2
B
B
2
B
B
C
C
E
E
3 1
+3.3V_M
12
C
C
E
E
3 1
THERMATRIP1#
1
C218
C218
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
R137
R137
8.2K_0402_5%~D
8.2K_0402_5%~D
THERMATRIP2#
1
C220
C220
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
RB751S40T1_SOD523-2~D
RB751S40T1_SOD523-2~D
Place under CPU
C
C231
C231
C
E
E
3 1
1
C225
C225
2
C
C
E
E
3 1
1
C229
C229
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
1
2
+RTC_CELL
100P_0402_50V8K~D
C C
H_THERMDA<7>
H_THERMDC<7>
Q9 Place near DIMM
Place C227 close to Q9
B B
+3.3V_M
1
Place C223 close to the Q8 as possible Place C224, C225 close to the Guardian pins as possible
470P_0402_50V7K~D
470P_0402_50V7K~D
Place C228 close to the Guardian pins as possible
1
C227
@C227
@
100P_0402_50V8K~D
100P_0402_50V8K~D
2
1 2
R142
R142
0_0603_5%~D
0_0603_5%~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
C223
@C223
@
100P_0402_50V8K~D
Rset=953,Tp=88degree
+RTC_CELL
U68
74AHC1G08GW_SOT353-5~D
74AHC1G08GW_SOT353-5~D
POWER_SW#
A A
4
R1014 0_0402_5%~D@R1014 0_0402_5%~D@ R1015 0_0402_5%~D@R1015 0_0402_5%~D@
U68
O
1 2 1 2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1 2
5
1
P
IN1
2
IN2
G
3
5
C1050
C1050
POWER_SW_IN# <38> DOCK_PWR_SW# <38>
4
D2
D2
2 1
2
B
B
Q8
Q8 MMST3904-7-F_SOT323-3~D
MMST3904-7-F_SOT323-3~D
2200P_0402_50V7K~D
2
B
B
Q9
Q9
MMST3904-7-F_SOT323-3~D
MMST3904-7-F_SOT323-3~D
12
R151
R151 953_0402_1%~D
953_0402_1%~D
+3.3V_M
2200P_0402_50V7K~D
+5V_RUN
12
R155
R155
8.2K_0402_5%~D
8.2K_0402_5%~D
THERMATRIP3#
1
C240
C240
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
4
C219
C219
1
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C234
C234
2
1
2
22U_0805_6.3VAM~D
22U_0805_6.3VAM~D
BC_DAT_EMC4002<38>
BC_CLK_EMC4002<38>
2
C224
C224 2200P_0402_50V7K~D
2200P_0402_50V7K~D
1
C228
C228
1U_0603_10V4Z~D
1U_0603_10V4Z~D
C230
C230
3.3V_M_PWRGD<38,41> ICH_PWRGD#<41>
10U_0805_10V4Z~D
10U_0805_10V4Z~D
+3.3V_RUN
C235
C235
1
2
3
+3.3V_M
12
R136
R136 10K_0402_5%~D
10K_0402_5%~D
FAN1_DET#<22>
D38
D38
2 1
RB751S40T1_SOD523-2~D
RB751S40T1_SOD523-2~D
1
2
R146 1K_0402_5%~DR146 1K_0402_5%~D R148 1K_0402_5%~DR148 1K_0402_5%~D
+3VSUS_THRM
10U_0805_10V4Z~D
10U_0805_10V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
1
C237
C237
C236
C236
2
2
EC_32KHZ_OUT<38>
Pull-up Resistor on ADDR_MODE/XEN
<= 4.7K +/- 5% 2F(r/w)
*
10K 18K
>= 33K
+FAN1_VOUT
FAN1_TACH_FB
REM_DIODE1_P REM_DIODE1_N
REM_DIODE3_P REM_DIODE3_N
+3VSUS_THRM
1 2 1 2
THERMATRIP1# THERMATRIP2# THERMATRIP3#
VSET
12
R150 4.7K_0402_5%~DR150 4.7K_0402_5%~D
+FAN1_VOUT
FAN1_TACH_FB
EC_32KHZ_OUT
For Remote1 mode
2N3904
2N3904 Thermistor Thermistor
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
3
JFAN1
JFAN1
1
1
2
2
3
3
G1
4
4
G2
MOLEX_53398-0471~D
MOLEX_53398-0471~D
U3 EMC4002U3EMC4002
10
SMDATA/BC-LINK_DATA
11
SMBCLK/BC-LINK_CLK
36
DP1/VREF_T
35
DN1/THERM
38
DP2
37
DN2
41
DP3/DN7
40
DN3/DP7
4
VCC
21
RTC_PWR3V
THERMTRIP_SIO/PWM1/GPIO5
18
VCC_PWRGD
17
3V_PWROK#
22
THERMTRIP1#
23
THERMTRIP2#
24
THERMTRIP3#
42
VSET
3
ADDR_MODE/XEN
6
VDD_5V
5
VDD_5V
9
VDD_3V
7
FAN_OUT
8
FAN_OUT
15
TACH1/GPIO3
14
CLK_IN/GPIO2
SMBUS Address
2E(r/w) 2F(r/w) 2E(r/w)
5 6
200K_0402_1%~D
200K_0402_1%~D
DP6/VREF_T2
ATF_INT#/BC-LINK_IRQ#
POWER_SW# ACAVAIL_CLR
VDDH/VDD_5V2 VDDH/VDD_5V2
VDDL/VDD_3V2
LDO_OUT/FAN_OUT2 LDO_OUT/FAN_OUT2
TACH2/GPIO4
VSS
49
R999
R999
VIN1 VCP1 VCP2
DP4/DN8 DN4/DP8
DP5/DN9 DN5/DP9
DN6/VIN2
SYS_SHDN#
LDO_SHDN#
LDO_POK
LDO_SET
PWM2/GPIO1
R938
R938
0_0402_5%~D
0_0402_5%~D
12
39 48 45
44 43
47 46
1 2
12 26 27 20 25
19 34 33
32 31
28 29
30 16
13
ISL88731_ICM_R
12
Place C221 close to the Guardian pins as possible.
REM_DIODE4_P REM_DIODE4_N
12
R141 10K_0402_5%~DR141 10K_0402_5%~D
POWER_SW#
@
@
12
R211 10K_0402_5%~D
R211 10K_0402_5%~D
12
R149 10K_0402_5%~DR149 10K_0402_5%~D
LDO_SET
+3V_LDOIN
R929 0_0402_5%~DR929 0_0402_5%~D
2
PWR_MON_GFX <49> PWR_MON <47>
R932
R932
1 2
4.7K_0402_5%~D
4.7K_0402_5%~D
BC_INT#_EMC4002 <38>
ACAV_IN <38,48>
2.5V_RUN_PWRGD <37,41>
+1.8V_RUN
10U_0805_10V4Z~D
10U_0805_10V4Z~D
1
C238
C238
2
12
ISL88731_ICM <48>
1
C221
C221
2
2200P_0402_50V7K~D
2200P_0402_50V7K~D
THERMISTOR OPTION: Single-ended routing to thermistor is permissible (ground return). Place R139 and C226 near EMC4002
1 2
R139
R139
1.2K_0402_1%~D
1.2K_0402_1%~D
+3.3V_M
R145 10K_0402_5%~DR145 10K_0402_5%~D R147 47K_0402_1%~D@R147 47K_0402_1%~D@
+3.3V_SUS
10U_0805_10V4Z~D
10U_0805_10V4Z~D
1
C232
C232
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
1
C239
C239
2
PM_EXTTS# <10>
Diode circuit at DP4/DN4 is used for skin temp sensor (placed optimally between CPU, MCH and MEM).
C
C
Q7
Q7
2
B
B
MMST3904-7-F_SOT323-3~D
MMST3904-7-F_SOT323-3~D
E
E
3 1
1 2
R140
R140 10KB_0603_1%_TSM1A103F34D3R~D
10KB_0603_1%_TSM1A103F34D3R~D
1 2
C226
C226
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
http://hobi-elektronika.net/
12
1 2
At maximum load current of 600mA,the the voltage drop across the should be keep in the range of 0.5V to 1V
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D R152
R152
0.82_1210_1%~D
0.82_1210_1%~D
1
C233
C233
2
+3.3V_M
THERM_STP# <44>
+RTC_CELL
+3.3V_RUN
12
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
2
Date: Sheet
Compal Electronics, Inc.
FAN & Thermal Sensor
FAN & Thermal Sensor
FAN & Thermal Sensor
LA-4041P
LA-4041P
LA-4041P
1
1
C222
@C222
@
100P_0402_50V8K~D
100P_0402_50V8K~D
2
Place C222 close to Q7 as possible.
+1.8V_RUN
12
R153
R153
Ra
LDO_SET
Voltage margining circuit for LDO output. Adjustable from 1.2 to 2.5V. Ra=((LDO_OUT/1.11)-1)*Rb.
1
3.16K_0402_1%~D
3.16K_0402_1%~D
12
R154
R154
Rb
5.1K_0402_1%~D
5.1K_0402_1%~D
18 56Friday, June 13, 2008
18 56Friday, June 13, 2008
18 56Friday, June 13, 2008
of
of
of
Page 19
5
4
3
2
1
JLVDS1
JLVDS1
59
MGND1
60
MGND2
61
MGND3
62
MGND4
63
MGND5
64
MGND6
65
MGND7
66
MGND8
67
MGND9
68
D D
C C
MGND10
69
MGND11
70
MGND12
Diag_Loop_CAM
JAE_FI-DP58SB-VF88L
JAE_FI-DP58SB-VF88L
DATA EEDID
Even_ClkIN+ Even_ClkIN-
VSS Even_Rin2+ Even_Rin2-
VSS Even_Rin1+ Even_Rin1-
VSS Even_Rin0+ Even_Rin0-
VSS Odd_ClkIN+ Odd_ClkIN-
VSS
Odd_Rin2+ Odd_Rin2-
VSS
Odd_Rin1+ Odd_Rin1-
VSS
Odd_Rin0+ Odd_Rin0-
VSS CLK EEDID
VSS
VEEDID
MIC_CLK
3.3V
MIC_SIG
USB­USB+
GND
CONNTST
SMB_CLK
SMB_DATA
INV_SRC INV_SRC INV_SRC INV_SRC
VBL­VBL­VBL­VBL-
INV_PWM
+5V_ALW
TEST
VDD VDD
VDD CONNTST PWR_LED
BATT2_LED BATT1_LED
VSS
58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26
5V
25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
LDDC_DATA_MCH LDDC_CLK_MCH LVDS_CBL_DET#
CAM_MIC_CBL_DET# DMIC_CLK
DMIC0 +CAMERA_VDD USBP11_D­USBP11_D+
LCD_SMBCLK LCD_SMBDAT
LCD_TST
BREATH_BLUE_LED_LCD BATT_YELLOW_LED_LCD BATT_BLUE_LED_LCD
LCD_BCLK+_MCH <12>
LCD_BCLK-_MCH <12> LCD_B2+_MCH <12>
LCD_B2-_MCH <12>
LCD_B1+_MCH <12>
LCD_B1-_MCH <12>
LCD_B0+_MCH <12>
LCD_B0-_MCH <12>
LCD_ACLK+_MCH <12>
LCD_ACLK-_MCH <12> LCD_A2+_MCH <12>
LCD_A2-_MCH <12>
LCD_A1+_MCH <12>
LCD_A1-_MCH <12>
LCD_A0+_MCH <12>
LCD_A0-_MCH <12>
LDDC_DATA_MCH <12>
LDDC_CLK_MCH <12>
LVDS_CBL_DET# <22> CAM_MIC_CBL_DET# <22>
LCD_SMBCLK <38> LCD_SMBDAT <38>
+INV_PWR_SRC
1 2
C246
C246
0.1U_0603_50V4Z~D
0.1U_0603_50V4Z~D
LCD_TST <37>
+LCDVDD
+3.3V_RUN
+3.3V_RUN
12
@R165
@
10K_0402_5%~D
10K_0402_5%~D
1 2
R166 0_0402_5%~DR166 0_0402_5%~D
PNL_BKLT_CBL_DET# <22>
BREATH_BLUE_LED_LCD <42> BATT_YELLOW_LED_LCD <42> BATT_BLUE_LED_LCD <42>
R165
+3.3V_RUN
Part Number Description
Part Number Description
DAA00000R0L
DAA00000R0L
D56
D56
D47
D47
@
@
@
@
2 1
SD05.TCT_SOD323-2~D
SD05.TCT_SOD323-2~D
SD05.TCT_SOD323-2~D
SD05.TCT_SOD323-2~D
1 2
R159 2.2K_0402_5%~DR159 2.2K_0402_5%~D
1 2
R160 2.2K_0402_5%~DR160 2.2K_0402_5%~D
LDDC_CLK_MCH LDDC_DATA_MCH
Place near to JLVDS1
LVDS CABLE@
LVDS CABLE@
PCB 03P LA-4051P REV0 M/B
PCB 03P LA-4051P REV0 M/B
DMIC_CLK <27>
+3.3V_RUN
DMIC0 <27>
Pin28 3.3VRUN is for Mic PWR
D48
D48
@
@
2 1
2 1
SD05.TCT_SOD323-2~D
SD05.TCT_SOD323-2~D
BIA_PWM <12>
+5V_ALW
1
C245
C245
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
+3.3V_RUN +LCDVDD
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C243
C243
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C244
C244
2
Close to JLVD1.28 Close to JLVD1.6,7,8
B B
+CAMERA_VDD
PMV45EN_SOT23-3~D
PMV45EN_SOT23-3~D Q125
Q125
D
S
D
S
+CAMERA_VDD_R
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
10U_1206_16V4Z~D
10U_1206_16V4Z~D
1
1
C249
C249
C250
C250
2
2
+15V_ALW
100K_0402_5%~D
100K_0402_5%~D
12
R937
R937
13
G
G
2
@
@
1
C1043
C1043
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
R935
R935 0_0603_5%~D
0_0603_5%~D
R936
R936 0_0603_5%~D
0_0603_5%~D
12
+3.3V_RUN
12
+5V_RUN
USBP11_D+
USBP11-<24>
USBP11+<24>
U50
@U50
@
1
GND
IO2
2
IO1
VIN
PRTR5V0U2X_SOT143-4~D
PRTR5V0U2X_SOT143-4~D
USBP11-
USBP11+
USBP11_D-
3
+CAMERA_VDD
4
L59
@L59
@
DLW21SN121SQ2L_4P~D
DLW21SN121SQ2L_4P~D
1
1
4
4
1 2
R457 0_0402_5%~DR457 0_0402_5%~D
1 2
R513 0_0402_5%~DR513 0_0402_5%~D
http://hobi-elektronika.net/
USBP11_D-
2
2
USBP11_D+
3
3
LCD Power
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
D3
D3
LCD_VCC_TEST_EN<37>
ENVDD<12>
Dual layout for Q17
Overlap on Q16 for pop option
+PWR_SRC
Q17
Q17 SI3457DV-T1_TSOP6~D
SI3457DV-T1_TSOP6~D
D
D
6
S
S
4 5
2 1
G
G
3
PWR_SRC_ON
SI3457DV : P CHANNAL
3
2
BAT54CW_SOT323~D
BAT54CW_SOT323~D
1 2
R164 0_0402_5%~D@R164 0_0402_5%~D@
+INV_PWR_SRC
Q13A
Q13A
+LCDVDD
12
61
1
470_0402_5%~D
470_0402_5%~D
R161
R161
2
2
+15V_ALW
I
40mil
1000P_0402_50V7K~D
1000P_0402_50V7K~D
1
C248
C248
2
D
+15V_ALW +3.3V_RUN
100K_0402_5%~D
100K_0402_5%~D
12
R162
R162
5
1
O
Q15
Q15
G
DDTC124EUA-7-F_SOT323-3~D
DDTC124EUA-7-F_SOT323-3~D
3
+PWR_SRC
12
+LCDVDD
12
R158
R158 100K_0402_5%~D
100K_0402_5%~D
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
3
12
Q13B
Q13B
4
R167
R167 100K_0402_5%~D
100K_0402_5%~D
PWR_SRC_ON
1 2
R168 100K_0402_5%~DR168 100K_0402_5%~D
RUN_ON<28,37,40,41>
D
S
S
4 5
G
G
SI3456DV-T1-E3_TSOP6~D
SI3456DV-T1-E3_TSOP6~D
3
100K_0402_5%~D
100K_0402_5%~D
0.1U_0402_25V4Z~D
0.1U_0402_25V4Z~D
@
@
R163
R163
1
C242
C242
2
Q16
@Q16
@
FDS4435_NL_SO8~D
FDS4435_NL_SO8~D
8 7
1
6
2
5
3
4
D
D
1 3
6 2
1
Q12
Q12
Q18
Q18 2N7002W-7-F_SOT323-3~D
2N7002W-7-F_SOT323-3~D
S
S
G
G
2
1
C241
C241
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
40mil
1
C247
C247
0.1U_0603_50V4Z~D
0.1U_0603_50V4Z~D
2
FDS4435: P CHANNAL
+INV_PWR_SRC
A A
CCD_OFF<37>
13
D
D
2
G
G
S
S
5
Q126
Q126
2N7002W-7-F_SOT323-3~D
2N7002W-7-F_SOT323-3~D
1
2
C1023
C1023
0.1U_0402_25V4K~D
0.1U_0402_25V4K~D
4
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
3
2
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
LVDS Conn
LVDS Conn
LVDS Conn
LA-4041P
LA-4041P
LA-4041P
19 56Friday, June 13, 2008
19 56Friday, June 13, 2008
19 56Friday, June 13, 2008
of
of
1
of
Page 20
2
+3.3V_RUN
RED_CRT
GREEN_CRT
BLUE_CRT
12
12
R173
R173
R172
R172
150_0402_1%~D
150_0402_1%~D
B B
DAT_DDC2<12>
CLK_DDC2<12>
CRT_VSYNC<12> CRT_HSYNC<12>
CRT_RED<12> CRT_GRN<12> CRT_BLU<12>
CRT_SWITCH<37>
CRT_SWITCH 0: MB 1: Docking (APR/ EPR)
+3.3V_RUN
DAT_DDC2 CLK_DDC2
CRT_SWITCH
U4
U4
4
VCC
10
VCC
18
VCC
27
VCC
38
VCC
50
VCC
56
VCC
2
A0
3
A1
7
A2
8
A3
11
A4
12
A5
14
A6
15
A7
19
A8
20
A9
17
SEL
1
GND
6
GND
9
GND
13
GND
16
GND
21
GND
24
GND
28
GND
33
GND
39
GND
44
GND
49
GND
53
GND
55
GND
TS3DV520ERHUR_QFN56_11X5~D
TS3DV520ERHUR_QFN56_11X5~D
R174
R174
150_0402_1%~D
150_0402_1%~D
150_0402_1%~D
150_0402_1%~D
48
0B1
47
1B1
43
2B1
42
3B1
37
4B1
36
5B1
32
6B1
31
7B1
22
8B1
23
9B1
46
0B2
45
1B2
41
2B2
40
3B2
35
4B2
34
5B2
30
6B2
29
7B2
25
8B2
26
9B2
52
NC
5
NC
54
NC
51
NC
10P_0402_50V8J~D
10P_0402_50V8J~D
12
1
1
C255
C255
2
2
DAT_DDC2_CRT CLK_DDC2_CRT VSYNC_BUF HSYNC_BUF RED_CRT GREEN_CRT BLUE_CRT
DAT_DDC2_DOCK CLK_DDC2_DOCK VSYNC_DOCK HSYNC_DOCK RED_DOCK GREEN_DOCK VSYNC_CRT BLUE_DOCK
1
2
10P_0402_50V8J~D
10P_0402_50V8J~D
10P_0402_50V8J~D
10P_0402_50V8J~D
1
C256
C256
C257
C257
2
DAT_DDC2_DOCK <35> CLK_DDC2_DOCK <35> VSYNC_DOCK <35> HSYNC_DOCK <35> RED_DOCK <35> GREEN_DOCK <35> BLUE_DOCK <35>
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
10U_0805_10V4Z~D
10U_0805_10V4Z~D
1
C260
C260
C259
C259
2
1 2
R830 0_0603_5%~DR830 0_0603_5%~D
1 2
R831 0_0603_5%~DR831 0_0603_5%~D
1 2
R832 0_0603_5%~DR832 0_0603_5%~D
To MB CRT Conn.
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
1
C261
C261
C262
C262
2
2
22P_0402_50V8J~D
22P_0402_50V8J~D
1
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
1
C263
C263
2
2
22P_0402_50V8J~D
22P_0402_50V8J~D
1
C390
C390
C518
C518
2
@
@
@
@
To Dock Conn.
+3.3V_RUN
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C265
C265
C264
C264
2
RED_CRT_L
GREEN_CRT_L
BLUE_CRT_L
22P_0402_50V8J~D
22P_0402_50V8J~D
1
C996
C996
2
@
@
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C266
C266
2
1 2
L61
L61 BLM18BB470SN1D_0603~D
BLM18BB470SN1D_0603~D
1 2
L62
L62 BLM18BB470SN1D_0603~D
BLM18BB470SN1D_0603~D
1 2
L63
L63 BLM18BB470SN1D_0603~D
BLM18BB470SN1D_0603~D
DAT_DDC2_CRT CLK_DDC2_CRT
HSYNC_CRT
R177 0_0402_5%~DR177 0_0402_5%~D
R178 0_0402_5%~DR178 0_0402_5%~D
2
10P_0402_50V8J~D
10P_0402_50V8J~D
1
C251
C251
2
1 2
1 2
1
DA204U_SOT323-3~D
DA204U_SOT323-3~D
@
@
3
HSYNC_L2
VSYNC_L2
D5
D5
1
@
@
2
3
10P_0402_50V8J~D
10P_0402_50V8J~D
1
C252
C252
2
+5V_RUN_SYNC
2.2K_0402_5%~D
2.2K_0402_5%~D
12
R794
R794
L11
L11
BLM18AG121SN1D_0603~D
BLM18AG121SN1D_0603~D
1 2
L12
L12
BLM18AG121SN1D_0603~D
BLM18AG121SN1D_0603~D
1 2
DA204U_SOT323-3~D
DA204U_SOT323-3~D
D6
D6
2.2K_0402_5%~D
2.2K_0402_5%~D
12
R793
R793
2
10P_0402_50V8J~D
10P_0402_50V8J~D
1
C253
C253
2
1K_0402_5%~D
1K_0402_5%~D
12
@R175
@
R175
22P_0402_50V8J~D
22P_0402_50V8J~D
1
C267
C267
2
@
@
1
12
1
2
DA204U_SOT323-3~D
DA204U_SOT323-3~D
@
@
3
1K_0402_5%~D
1K_0402_5%~D
@R176
@
R176
22P_0402_50V8J~D
22P_0402_50V8J~D
C268
C268
@
@
1
+5V_RUN
SDM10U45-7_SOD523-2~D
SDM10U45-7_SOD523-2~D
5A_125V_R451005.MRL~D
5A_125V_R451005.MRL~D
@
@
F2
F2
1 2
21
D8
D8
+CRT_VCC
+5V_RUN_CRT
0_1206_5%~D
0_1206_5%~D
R171
R171
1 2
R
G JVGA_HS
B +CRT_VCC JVGA_VS M_ID2#
1
C258
C258
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
1
C254
C254
2
JCRT1
JCRT1
6
11
1 7
12
2 8
16
13
17 3 9
14
4
10 15
5
SUYIN_070546FR015S558ZR
SUYIN_070546FR015S558ZR
D7
D7
+5V_RUN
21
D9
D9 SDM10U45-7_SOD523-2~D
SDM10U45-7_SOD523-2~D
+5V_RUN_SYNC
1 2
C269
C269
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
HSYNC_BUF HSYNC_CRT
A A
1 2
C270
C270
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
5
P
OE#
A2Y
G
U5
U5 SN74AHCT1G125GW_SC70-5~D
SN74AHCT1G125GW_SC70-5~D
3
1
5
P
OE#
A2Y
G
U6
U6 SN74AHCT1G125GW_SC70-5~D
SN74AHCT1G125GW_SC70-5~D
3
4
4
1 2
R179 1K_0402_5%~DR179 1K_0402_5%~D
VSYNC_CRTVSYNC_BUF
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
2
1
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
CRT/Video switch
CRT/Video switch
CRT/Video switch
LA-4041P
LA-4041P
LA-4041P
20 56Friday, June 13, 2008
20 56Friday, June 13, 2008
20 56Friday, June 13, 2008
of
of
of
Page 21
2
SW for MB side SW for eDOCK side
C271
C271
0.1U_0402_10V7K~D
+5V_RUN+3.3V_RUN
1
C1001
C1001
2
+3.3V_RUN
1U_0603_10V4Z~D
1U_0603_10V4Z~D
1
C1002
C1002
2
100K_0402_5%~D
100K_0402_5%~D
R189
R189
1 2
100K_0402_5%~D
100K_0402_5%~D
1 2
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
DPB_AUX<12> DPB_AUX#<12>
SDVO_CTRLCLK<10>
SDVO_CTRLDATA<10>
B B
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
1
2
A A
DPB_HPD_R
Pin30
Hi Low
Normal Mode Low power Mode
LP
12 12
C273
C273
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
1
C1003
C1003
C1004
C1004
2
DP_PRIORITY<37>
+3.3V_RUN
1 2 13
D
D
2
G
G
S
S
R191
R191
State
DPB_AUX_C
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
1
C1005
C1005
2
R798
R798 20K_0402_5%~D
20K_0402_5%~D
Q10
BSS138_SOT23~D
Q10
BSS138_SOT23~D
U75
U75
2
1A
VCC
2A51B
1
1OE#
7
GND
2OE#
SN74CBTD3306CPWR_TSSOP8~D
SN74CBTD3306CPWR_TSSOP8~D
U76
U76
2
1A
VCC
2A51B
1
1OE#
7
GND
2OE#
SN74CBTD3306CPWR_TSSOP8~D
SN74CBTD3306CPWR_TSSOP8~D
DPB_CA_DET#
DPB_LANE_P0_C<12>
1000P_0402_50V7K~D
1000P_0402_50V7K~D
DPB_LANE_N0_C<12> DPB_LANE_P1_C<12>
1
DPB_LANE_N1_C<12>
C1006
C1006
DPB_LANE_P2_C<12> DPB_LANE_N2_C<12>
2
DPB_LANE_P3_C<12> DPB_LANE_N3_C<12>
DPB_DOCK_HPD<35>
DPB_DOCK_CA_DET<35>
100K_0402_5%~D
100K_0402_5%~D
R190
R190
1 2
12
DPB_HPD# <12>
R824
R824
7.5K_0402_5%~D
7.5K_0402_5%~D
1 2
DescriptionLevel Standard operational mode for device Device is forced into a low power mode
causing the output s to go to a high-Z state, all other inputs are ignore
+5V_RUN
8 3 6
2B
4
+5V_RUN
8 3 6
2B
4
4
NC7SZ04P5X_NL_SC70-5~D
NC7SZ04P5X_NL_SC70-5~D
DPB_AUX_SW DPB_AUX#_SW
DP_MB_HPD_EN DPB_DOCK_HPD
DPB_MB_CA_DET DPB_DOCK_CA_DET
+3.3V_RUN_LP
DP_PRIORITY
5.11K_0402_1%~D
5.11K_0402_1%~D R193
R193
+3.3V_RUN
+5V_RUN
DOCK_DET#<35,37>
DP_MB_EN<37>
+3.3V_RUN
1
NC
U8
U8
2
C329
C329
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
DPB_AUX_SWDPB_AUX#_C DPB_AUX#_SW
C1073
C1073
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1 2
C277
C277
5
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
P
A2Y
G
3
R918
R918
@
@
1 2
R919
R919
1 2
DPB_MB_HPD
12
12
DPB_CA_DET
U9
U9
3
ML_IN 0(p)
4
ML_IN 0(n)
6
ML_IN 1(p)
7
ML_IN 1(n)
9
ML_IN 2(p)
10
ML_IN 2(n)
12
ML_IN 3(p)
13
ML_IN 3(n)
36
AUX (p)
35
AUX (n)
40
HPD_A
32
HPD_B
41
CAD_A
33
CAD_B
30
LP
29
Priority
1
DPVadj
38
VDD*1
2
VDD
8
VDD
14
VDD
17
VDD
23
VDD
34
VDD
48
VDD
54
VDD
TS2DP512_QFN56_8X8~D
TS2DP512_QFN56_8X8~D
0_0402_5%~D
0_0402_5%~D 0_0402_5%~D
0_0402_5%~D
+3.3V_RUN
1
IN1
2
IN2
Thermal GND
5
P
G
3
DPC_DOCK_AUX<12>
DPC_DOCK_AUX#<12>
DDPC_CTRLDATA<10,12>
DPB_MB_LANE0
56
ML_A 0(p) ML_A 0(n)
ML_A 1(p) ML_A 1(n)
ML_A 2(p) ML_A 2(n)
ML_A 3(p) ML_A 3(n)
AUX_A (p) AUX_A (n)
ML_B 0(p) ML_B 0(n)
ML_B 1(p) ML_B 1(n)
ML_B 2(p) ML_B 2(n)
ML_B 3(p) ML_B 3(n)
AUX_B (p) AUX_B (n)
1 2
C1011 0.1U_0402_16V4Z~DC1011 0.1U_0402_16V4Z~D
O
DPB_MB_LANE0#
55
DPB_MB_LANE1
53
DPB_MB_LANE1#
52
DPB_MB_LANE2 DPB_MB_LANE2_C
50
DPB_MB_LANE2#
49
DPB_MB_LANE3
47
DPB_MB_LANE3#
46
DPB_MB_AUX
45
DPB_MB_AUX#
43
DPB_DOCK_LANE0
25
DPB_DOCK_LANE0#
24
DPB_DOCK_LANE1
22
DPB_DOCK_LANE1#
21
DPB_DOCK_LANE2
19
DPB_DOCK_LANE2#
18
DPB_DOCK_LANE3
16
DPB_DOCK_LANE3#
15
DPB_DOCK_AUX
28
DPB_DOCK_AUX#
26
DPB_HPD_R
37
HPD
DPB_CA_DET
39
CAD
5
GND
11
GND
20
GND
27
GND
31
GND
42
GND
44
GND
51
GND
57
DP_MB_HPD_EN
4
74AHC1G08GW_SOT353-5~D
74AHC1G08GW_SOT353-5~D U60
U60
DDPC_CTRLCLK<10>
C272
C272
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
DPC_AUX_C
12
DPC_AUX#_C
12
C274
C274
C278 0.1U_0402_10V7K~DC278 0.1U_0402_10V7K~D
12
C279 0.1U_0402_10V7K~DC279 0.1U_0402_10V7K~D
12
C280 0.1U_0402_10V7K~DC280 0.1U_0402_10V7K~D
12
C281 0.1U_0402_10V7K~DC281 0.1U_0402_10V7K~D
12
C282 0.1U_0402_10V7K~DC282 0.1U_0402_10V7K~D
12
C283 0.1U_0402_10V7K~DC283 0.1U_0402_10V7K~D
12
C284 0.1U_0402_10V7K~DC284 0.1U_0402_10V7K~D
12
C285 0.1U_0402_10V7K~DC285 0.1U_0402_10V7K~D
12
C286 0.1U_0402_10V7K~DC286 0.1U_0402_10V7K~D
12
C287 0.1U_0402_10V7K~DC287 0.1U_0402_10V7K~D
12
C288 0.1U_0402_10V7K~DC288 0.1U_0402_10V7K~D
12
C289 0.1U_0402_10V7K~DC289 0.1U_0402_10V7K~D
12
C290 0.1U_0402_10V7K~DC290 0.1U_0402_10V7K~D
12
C291 0.1U_0402_10V7K~DC291 0.1U_0402_10V7K~D
12
C292 0.1U_0402_10V7K~DC292 0.1U_0402_10V7K~D
12
C293 0.1U_0402_10V7K~DC293 0.1U_0402_10V7K~D
12
DPB_DOCK_AUX <35> DPB_DOCK_AUX# <35>
R382
R382 1M_0402_5%~D
1M_0402_5%~D
1 2
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
U77
U77
2
1A
VCC
2A51B
1
1OE#
7
GND
2OE#
SN74CBTD3306CPWR_TSSOP8~D
SN74CBTD3306CPWR_TSSOP8~D
U78
U78
2
1A
VCC
2A51B
1
1OE#
7
GND
2OE#
SN74CBTD3306CPWR_TSSOP8~D
SN74CBTD3306CPWR_TSSOP8~D
DPB_MB_LANE0_C DPB_MB_LANE0#_C
DPB_MB_LANE1_C DPB_MB_LANE1#_C
DPB_MB_LANE2#_C DPB_MB_LANE3_C
DPB_MB_LANE3#_C
+5V_RUN
8 3 6
2B
4
+5V_RUN
8 3 6
2B
4
DPC_CA_DET# DPC_CA_DET
DPB_DOCK_LANE0_C <35> DPB_DOCK_LANE0#_C <35>
DPB_DOCK_LANE1_C <35> DPB_DOCK_LANE1#_C <35>
DPB_DOCK_LANE2_C <35> DPB_DOCK_LANE2#_C <35>
DPB_DOCK_LANE3_C <35> DPB_DOCK_LANE3#_C <35>
R875 100K_0402_5%~DR875 100K_0402_5%~D R877 100K_0402_5%~D@R877 100K_0402_5%~D@ R878 100K_0402_5%~D@R878 100K_0402_5%~D@ R880 100K_0402_5%~D@R880 100K_0402_5%~D@
R381 100K_0402_5%~D@R381 100K_0402_5%~D@ R1067 100K_0402_5%~D@R1067 100K_0402_5%~D@
R380 100K_0402_5%~D@R380 100K_0402_5%~D@
R1068 100K_0402_5%~D@R1068 100K_0402_5%~D@
4
12 12 12 12
1 2
12
12
12
C356
C356
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
DPC_AUX_DOCK DPC_AUX#_DOCK
C1074
C1074
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1 2
+3.3V_RUN
C276
C276
5
1
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
P
NC
A2Y
G
U7
U7 NC7SZ04P5X_NL_SC70-5~D
NC7SZ04P5X_NL_SC70-5~D
3
12
12
Close to R188 Its for Enhance ESD on dock issue.
R185 1M_0402_5%~D@R185 1M_0402_5%~D@ R186 100K_0402_5%~DR186 100K_0402_5%~D R187 1M_0402_5%~D@R187 1M_0402_5%~D@ R188 100K_0402_5%~DR188 100K_0402_5%~D R797 5.1M_0603_1%R797 5.1M_0603_1% R377 1M_0402_5%~DR377 1M_0402_5%~D
DPB_MB_AUX DPB_MB_AUX# DPB_DOCK_AUX DPB_DOCK_AUX# DPC_DOCK_AUX DPC_DOCK_AUX#
DPB_AUX_SW DPB_AUX#_SW
DPC_AUX_DOCK
DPC_AUX#_DOCK
DPC_AUX_DOCK <35> DPC_AUX#_DOCK <35>
DPC_CA_DET <35>
C984
C984
0.033U_0402_16V7K~D
0.033U_0402_16V7K~D
DPB_DOCK_HPD
12
DPB_MB_CA_DET
1 2
DPB_MB_HPD
1 2
DPB_DOCK_CA_DET
1 2
DPB_DOCK_HPD
1 2
DPB_MB_P14
1 2
DPC_CA_DET
1 2
R209 100K_0402_5%~D@ R209 100K_0402_5%~D@ R278 100K_0402_5%~DR278 100K_0402_5%~D R336 100K_0402_5%~D@ R336 100K_0402_5%~D@ R337 100K_0402_5%~D@ R337 100K_0402_5%~D@ R419 100K_0402_5%~D@ R419 100K_0402_5%~D@ R647 100K_0402_5%~D@ R647 100K_0402_5%~D@
R1066 100K_0402_5%~D@ R1066 100K_0402_5%~D@ R674 100K_0402_5%~D@ R674 100K_0402_5%~D@
R650 100K_0402_5%~D@ R650 100K_0402_5%~D@
R1069 100K_0402_5%~D@ R1069 100K_0402_5%~D@
1
Display port Connector
+3.3V_RUN
0_1206_5%~D
0_1206_5%~D
21
R295
R295
D10
@D10
@
B0540WS-7_SOD323-2~D
+3.3V_RUN_R
F3
F3
1 2
1 2
D11
D11
1 2 4 5 3
8
8
RCLAMP0524P.TCT~D
RCLAMP0524P.TCT~D
D12
D12
1 2 4 5 3
8
8
RCLAMP0524P.TCT~D
RCLAMP0524P.TCT~D
D13
D13
1 2 4 5 3
8
8
RCLAMP0524P.TCT~D
RCLAMP0524P.TCT~D
LA-4041P
LA-4041P
LA-4041P
B0540WS-7_SOD323-2~D
0_1206_5%~D
0_1206_5%~D
@
@
R184
R184
+VDISPLAY_VCC
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
1
C275
C275
2
JDP1
JDP1
20
DP_PWR
19
RTN
18
HP_DET
17
AUX_CH-
16
GND
15
AUX_CH+
14
GND
13
CA_DET
12
LANE3-
11
LANE3_shield
10
LANE3+
9
LANE2-
8
LANE2_shield
7
LANE2+
6
LANE1-
5
LANE1_shield
4
LANE1+
3
LANE0-
2
LANE0_shield
1
LANE0+
MOLEX_105019-0001
MOLEX_105019-0001
@
@
10 9 7 6
@
@
10 9 7 6
@
@
10 9 7 6
21 56Friday, June 13, 2008
21 56Friday, June 13, 2008
21 56Friday, June 13, 2008
10U_0805_10V6K~D
10U_0805_10V6K~D
1
C485
C485
2
21
GND
22
GND
23
GND
24
GND
DPB_MB_LANE1#_C DPB_MB_LANE1_C DPB_MB_LANE0#_C DPB_MB_LANE0_C
DPB_MB_LANE3#_C DPB_MB_LANE3_C DPB_MB_LANE2#_C DPB_MB_LANE2_C
DPB_MB_CA_DET DPB_MB_HPD DPB_MB_AUX# DPB_MB_AUX
of
of
of
1.0
1.0
1.0
1 2
1206L150PR~D
1206L150PR~D
DPB_MB_HPD DPB_MB_AUX#
DPB_MB_AUX DPB_MB_P14 DPB_MB_CA_DET DPB_MB_LANE3#_C
DPB_MB_LANE3_C DPB_MB_LANE2#_C
DPB_MB_LANE2_C DPB_MB_LANE1#_C
DPB_MB_LANE1_C DPB_MB_LANE0#_C
DPB_MB_LANE0_C
DPB_MB_LANE1#_C DPB_MB_LANE1_C DPB_MB_LANE0#_C DPB_MB_LANE0_C
DPB_MB_LANE3#_C
12
+3.3V_RUN
12 12 12 12 12
12 12
12
12
DPB_MB_LANE3_C DPB_MB_LANE2#_C DPB_MB_LANE2_C
DPB_MB_CA_DET DPB_MB_HPD DPB_MB_AUX# DPB_MB_AUX
Place close to JDP1 connector
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
1
Date: Sheet
Compal Electronics, Inc.
Display port
Display port
Display port
Page 22
5
+3.3V_RUN
R194 8.2K_0402_5%~DR194 8.2K_0402_5%~D
D D
C C
1 2
R195 8.2K_0402_5%~DR195 8.2K_0402_5%~D
1 2
R196 8.2K_0402_5%~DR196 8.2K_0402_5%~D
1 2
R197 8.2K_0402_5%~DR197 8.2K_0402_5%~D
1 2
R198 8.2K_0402_5%~DR198 8.2K_0402_5%~D
1 2
R199 8.2K_0402_5%~DR199 8.2K_0402_5%~D
1 2
R200 8.2K_0402_5%~DR200 8.2K_0402_5%~D
1 2
R201 8.2K_0402_5%~DR201 8.2K_0402_5%~D
1 2
+3.3V_RUN
R202 8.2K_0402_5%~DR202 8.2K_0402_5%~D
1 2
R203 8.2K_0402_5%~DR203 8.2K_0402_5%~D
1 2
R204 8.2K_0402_5%~DR204 8.2K_0402_5%~D
1 2
R205 8.2K_0402_5%~DR205 8.2K_0402_5%~D
1 2
R207 8.2K_0402_5%~DR207 8.2K_0402_5%~D
1 2
R208 8.2K_0402_5%~DR208 8.2K_0402_5%~D
1 2
R702 100K_0402_5%~DR702 100K_0402_5%~D
1 2
R755 100K_0402_5%~DR755 100K_0402_5%~D
1 2
R212 100K_0402_5%~DR212 100K_0402_5%~D
1 2
R817 100K_0402_5%~DR817 100K_0402_5%~D
1 2
PCI_DEVSEL# PCI_STOP# PCI_TRDY# PCI_FRAME# PCI_PLOCK# PCI_IRDY# PCI_SERR# PCI_PERR#
PCI_PIRQA# PCI_PIRQB# PCI_PIRQC# PCI_PIRQD# PCI_REQ0# PCI_REQ1# FAN1_DET# LVDS_CBL_DET# CAM_MIC_CBL_DET# PNL_BKLT_CBL_DET#
PCI_AD[0..31]<31>
4
U10B
PCI_AD0 PCI_AD1 PCI_AD2 PCI_AD3 PCI_AD4 PCI_AD5 PCI_AD6 PCI_AD7 PCI_AD8 PCI_AD9 PCI_AD10 PCI_AD11 PCI_AD12 PCI_AD13 PCI_AD14 PCI_AD15 PCI_AD16 PCI_AD17 PCI_AD18 PCI_AD19 PCI_AD20 PCI_AD21 PCI_AD22 PCI_AD23 PCI_AD24 PCI_AD25 PCI_AD26 PCI_AD27 PCI_AD28 PCI_AD29 PCI_AD30 PCI_AD31
PCI_PIRQA#
PCI_PIRQB#<31> PCI_PIRQC#<31> PCI_PIRQD#<31>
PCI_PIRQB# PCI_PIRQC# PCI_PIRQD#
U10B
D11
AD0
C8 D9
E12
E9
C9
E10
B7 C7 C5
G11
F8
F11
E7
A3 D2
F10
D5
D10
B3
F7 C3
F3
F4 C1 G7 H7 D1 G5 H6 G1 H3
J5
E1
J6
PCI
PCI
AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31
Interrupt I/F
Interrupt I/F
PIRQA# PIRQB# PIRQC# PIRQD#C4PIRQH#/GPIO5
ICH9M REV 1.0
ICH9M REV 1.0
REQ1#/GPIO50 GNT1#/GPIO51 REQ2#/GPIO52 GNT2#/GPIO53 REQ3#/GPIO54 GNT3#/GPIO55
PIRQE#/GPIO2 PIRQF#/GPIO3
PIRQG#/GPIO4
REQ0# GNT0#
C/BE0# C/BE1# C/BE2# C/BE3#
IRDY#
PAR PCIRST# DEVSEL#
PERR#
PLOCK#
SERR#
STOP# TRDY#
FRAME#
PLTRST#
PCICLK
PME#
3
PCI_REQ0#
F1
PCI_GNT0#
G4
PCI_REQ1#
B6
PCI_GNT1#
A7 F13 F12 E6
GNT3#/GPIO55
F6
PCI_C_BE0#
D8
PCI_C_BE1#
B4
PCI_C_BE2#
D6
PCI_C_BE3#
A5
PCI_IRDY#
D3
PCI_PAR
E3
PCI_PCIRST#
R1
PCI_DEVSEL#
C6
PCI_PERR#
E4
PCI_PLOCK#
C2
PCI_SERR#
J4
PCI_STOP#
A4
PCI_TRDY#
F5
PCI_FRAME#
D7
PCI_PLTRST#
C14
CLK_PCI_ICH
D4
ICH_PME#
R2
LVDS_CBL_DET#
H4
PNL_BKLT_CBL_DET#
K6
CAM_MIC_CBL_DET#
F2
FAN1_DET#
G2
GNT2#/GPIO53
PCI_REQ1# <31>
PCI_GNT1# <31>
PCIE_MCARD2_DET# <34>
T165PAD~DT165PAD~D
PCIE_MCARD3_DET# <34>
PCI_C_BE0# <31> PCI_C_BE1# <31> PCI_C_BE2# <31> PCI_C_BE3# <31>
PCI_IRDY# <31> PCI_PAR <31>
PCI_DEVSEL# <31> PCI_PERR# <31>
PCI_SERR# <31>
PCI_STOP# <31>
PCI_TRDY# <31>
PCI_FRAME# <31>
CLK_PCI_ICH <6>
ICH_PME# <37>
LVDS_CBL_DET# <19>
PNL_BKLT_CBL_DET# <19>
CAM_MIC_CBL_DET# <19>
FAN1_DET# <18>
2
PCI_PCIRST#
PCI_PLTRST#
+3.3V_ALW_ICH
14
1
P
IN1
3
OUT
2
IN2
G
U11A
U11A
7
74VHC08MTCX_NL_TSSOP14~D
74VHC08MTCX_NL_TSSOP14~D
+3.3V_ALW_ICH
14
4
P
IN1
6
OUT
5
IN2
G
U11B
U11B
7
74VHC08MTCX_NL_TSSOP14~D
74VHC08MTCX_NL_TSSOP14~D
+3.3V_ALW_ICH
14
10
P
IN1
8
OUT
9
IN2
G
U11C
U11C
7
74VHC08MTCX_NL_TSSOP14~D
74VHC08MTCX_NL_TSSOP14~D
C294
C294
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
PCI_RST#
PLTRST1#
PLTRST2#
1
PCI_RST# <31>
PLTRST1# <10,32>
PLTRST2# <37,38>
+3.3V_ALW_ICH
14
13
P
IN1
12
IN2
SPI
PCI
LPC
ICH_SPI_CS1#
12
R214
@R214
@
1K_0402_5%~D
1K_0402_5%~D
B B
GNT3#/GPIO55
12
R215
@R215
@
1K_0402_5%~D
1K_0402_5%~D
A16 away override strap.
GNT3#/GPIO55
Low = A16 swap override enabled. High = Default.
*
PCI_GNT0#
12
R213
R213 1K_0402_5%~D
1K_0402_5%~D
Boot BIOS Strap
PCI_GNT0# SPI_CS1#
0
1
A A
1
ICH_SPI_CS1#<24>
Boot BIOS Location
1
0
1
PLTRST3#
11
OUT
G
U11D
U11D
7
74VHC08MTCX_NL_TSSOP14~D
74VHC08MTCX_NL_TSSOP14~D
Place closely pin U10.D4
CLK_PCI_ICH
@R216
@
10_0402_5%~D
10_0402_5%~D
1 2
CLK_ICH_TERM
1
@C295
@
8.2P_0402_50V8J~D
8.2P_0402_50V8J~D
2
PLTRST3# <34,36>
R216
C295
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
5
4
3
2
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
ICH9-M(1/4)
ICH9-M(1/4)
ICH9-M(1/4)
LA-4041P
LA-4041P
LA-4041P
1.0
1.0
22 56Friday, June 13, 2008
22 56Friday, June 13, 2008
22 56Friday, June 13, 2008
1
1.0
of
of
of
Page 23
5
Shunt Open
Shunt Open
ICH_AZ_CODEC_SDOUT<27>
ICH_AZ_CODEC_SYNC<27>
ICH_AZ_CODEC_BITCLK<27>
ICH_AZ_MCH_BITCLK<10>
+3.3V_ALW_ICH
TPM settingME_CLR1 Clear ME RTC Registers Keep ME RTC Registers
ICH_AZ_CODEC_RST#<27>
27P_0402_50V8J~D
27P_0402_50V8J~D
ICH_AZ_MCH_SDOUT<10>
ICH_AZ_MCH_SYNC<10>
ICH_AZ_MCH_RST#<10>
27P_0402_50V8J~D
27P_0402_50V8J~D
GLAN_DOCK#
12
R221 10K_0402_5%~DR221 10K_0402_5%~D
CMOS settingCMOS_CLR1 Clear CMOS Keep CMOS
@SHORT PADS~D
1
@SHORT PADS~D
2
1 2
1
ME_CLR1
ME_CLR1
C298 1U_0603_10V4Z~DC298 1U_0603_10V4Z~D
Close to U55
1 2
R234 33_0402_5%~DR234 33_0402_5%~D
1 2
R235 33_0402_5%~DR235 33_0402_5%~D
1 2
R239 33_0402_5%~DR239 33_0402_5%~D
1 2
R241 33_0402_5%~DR241 33_0402_5%~D
1
C302
C302
2
1 2
R243 33_0402_5%~DR243 33_0402_5%~D
1 2
R244 33_0402_5%~DR244 33_0402_5%~D
1 2
R245 33_0402_5%~DR245 33_0402_5%~D
1 2
R246 33_0402_5%~DR246 33_0402_5%~D
1
C309
C309
2
2
+RTC_CELL
ICH_AZ_SDOUT ICH_AZ_SYNC ICH_AZ_RST# ICH_AZ_BITCLK
ICH_AZ_SDOUT ICH_AZ_SYNC ICH_AZ_RST# ICH_AZ_BITCLK
CIS
32.768KHZ_12.5PF_1TJE125DP1~D
32.768KHZ_12.5PF_1TJE125DP1~D
R224 20K_0402_5%~D
R224 20K_0402_5%~D
1 2
R225 20K_0402_5%~DR225 20K_0402_5%~D
1 2
R226 1M_0402_5%~DR226 1M_0402_5%~D
1 2
<BOM Structure>
<BOM Structure>
1
CMOS_CLR1
CMOS_CLR1
@SHORT PADS~D
@SHORT PADS~D
1
1 2
C299 1U_0603_10V4Z~DC299 1U_0603_10V4Z~D
SATA_ODD_IRX_DTX_N1_C<26> SATA_ODD_IRX_DTX_P1_C<26>
SATA_ODD_ITX_DRX_N1<26> SATA_ODD_ITX_DRX_P1<26>
2
2
ICH_AZ_MDC_BITCLK<33> ICH_AZ_MDC_SYNC<33>
ICH_AZ_MDC_RST#<33>
ICH_AZ_CODEC_SDIN0<27>
ICH_AZ_MDC_SDIN1<33>
ICH_AZ_MCH_SDIN2<10>
ICH_AZ_MDC_SDOUT<33>
ME_FWP<37>
SATA_ACT#_R<42>
PSATA_IRX_DTX_N0_C<26> PSATA_IRX_DTX_P0_C<26>
PSATA_ITX_DRX_N0<26> PSATA_ITX_DRX_P0<26>
D D
C C
B B
4
Package
9.6X4.06 mm
C296
C296
12
4P_0402_50V8B~D
4P_0402_50V8B~D
Y1
Y1
C297
C297
4P_0402_50V8B~D
4P_0402_50V8B~D
12
LAN_RSTSYNC<29>
LAN_TX0<29> LAN_TX1<29> LAN_TX2<29>
+1.5V_RUN_PCIE_ICH
12
C300
C300 27P_0402_50V8J~D
27P_0402_50V8J~D
12
C307 0.01U_0402_16V7K~DC307 0.01U_0402_16V7K~D
12
C308 0.01U_0402_16V7K~DC308 0.01U_0402_16V7K~D
12
C310 0.01U_0402_16V7K~DC310 0.01U_0402_16V7K~D
12
C311 0.01U_0402_16V7K~DC311 0.01U_0402_16V7K~D
1 2
R223
R223 0_0402_5%~D
0_0402_5%~D
1 2
LAN_CLK<29>
LAN_RX0<29> LAN_RX1<29> LAN_RX2<29>
R236 33_0402_5%~DR236 33_0402_5%~D
1 2 1 2
R238 33_0402_5%~DR238 33_0402_5%~D
1 2
R240 33_0402_5%~DR240 33_0402_5%~D
1 2
R242 33_0402_5%~DR242 33_0402_5%~D
T46PAD~D T46PAD~D
ICH_RTCX1
12
R222
R222 10M_0402_5%~D
10M_0402_5%~D
ICH_RTCX2 ICH_RTCRST#
SRTCRST# INTRUDER#
ICH_INTVRMEN LAN100_SLP
LAN_RX0 LAN_RX1 LAN_RX2
LAN_TX0 LAN_TX1 LAN_TX2
GLAN_DOCK#
1 2
R232
R232
24.9_0402_1%~D
24.9_0402_1%~D
ICH_AZ_BITCLK ICH_AZ_SYNC
ICH_AZ_RST# ICH_AZ_CODEC_SDIN0
ICH_AZ_MDC_SDIN1 ICH_AZ_MCH_SDIN2
ICH_AZ_SDOUT ME_FWP
RTC_BAT_DET# SATA_ACT#_R
PSATA_ITX_DRX_N0_C PSATA_ITX_DRX_P0_C
SATA_ODD_ITX_DRX_N1_C SATA_ODD_ITX_DRX_P1_C
3
+RTC_CELL +RTC_CELL
12
R217
R217 332K_0402_1%~D
332K_0402_1%~D
ICH_INTVRMEN
R219
@R219
@
0_0402_5%~D
0_0402_5%~D
1 2
ICH9M Internal VR Enable Strap (Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)
ICH_INTVRMEN
U10A
U10A
C23
RTCX1
C24
RTCX2
A25
RTCRST#
F20
SRTCRST#
C22
INTRUDER#
B22
INTVRMEN
A22
LAN100_SLP
E25
GLAN_CLK
C13
LAN_RSTSYNC
F14
LAN_RXD0
G13
LAN_RXD1
D14
LAN_RXD2
D13
LAN_TXD0
D12
LAN_TXD1
E13
LAN_TXD2
B10
GPIO56
B28
GLAN_COMPI
B27
GLAN_COMPO
AF6
HDA_BIT_CLK
AH4
HDA_SYNC
AE7
HDA_RST#
AF4
HDA_SDIN0
AG4
HDA_SDIN1
AH3
HDA_SDIN2
AE5
HDA_SDIN3
AG5
HDA_SDOUT
AG7
HDA_DOCK_EN#/GPIO33
AE8
HDA_DOCK_RST#/GPIO34
AG8
SATALED#
AJ16
SATA0RXN
AH16
SATA0RXP
AF17
SATA0TXN
AG17
SATA0TXP
AH13
SATA1RXN
AJ13
SATA1RXP
AG14
SATA1TXN
AF14
SATA1TXP
ICH9M REV 1.0
ICH9M REV 1.0
Low = Internal VR Disabled High = Internal VR Enabled(Default)
LPC_LAD0
K5
RTCLAN / GLANIHDASATA
RTCLAN / GLANIHDASATA
LPCCPU
LPCCPU
FWH0/LAD0 FWH1/LAD1 FWH2/LAD2 FWH3/LAD3
FWH4/LFRAME#
LDRQ0#
LDRQ1#/GPIO23
A20GATE
A20M#
DPRSTP#
DPSLP#
FERR#
CPUPWRGD
IGNNE#
INIT#
INTR
RCIN#
SMI#
STPCLK#
THRMTRIP#
TP12
SATA4RXN SATA4RXP SATA4TXN
SATA4TXP
SATA5RXN SATA5RXP SATA5TXN
SATA5TXP
SATA_CLKN SATA_CLKP
SATARBIAS#
SATARBIAS
NMI
K4 L6 K2
K3 J3
J1 N7
AJ27 AJ25
AE23 AJ26 AD22 AF25 AE22
AG25 L3
AF23 AF24
AH27 AG26 AG27
AH11 AJ11 AG12 AF12
AH9 AJ9 AE10 AF10
AH18 AJ18
AJ7 AH7
LPC_LAD1 LPC_LAD2 LPC_LAD3
LPC_LFRAME# LPC_LDRQ0#
LPC_LDRQ1# SIO_A20GATE
H_A20M# H_DPRSTP#
H_DPSLP#
R229
R229
56_0402_5%~D
56_0402_5%~D
H_PWRGOOD H_IGNNE# H_INIT#
H_INTR SIO_RCIN#
H_NMI H_SMI#
H_STPCLK# THRMTRIP_ICH# ICH_TP12
ESATA_ITX_DRX_N4_C ESATA_ITX_DRX_P4_C
SATA_ITX_DRX_N3_C SATA_ITX_DRX_P3_C
CLK_PCIE_SATA# CLK_PCIE_SATA
R247 24.9_0402_1%~DR247 24.9_0402_1%~D
Within 500 mils
2
LPC_LAD0 <36,37,38> LPC_LAD1 <36,37,38> LPC_LAD2 <36,37,38> LPC_LAD3 <36,37,38>
LPC_LFRAME# <36,37,38> LPC_LDRQ0# <37>
LPC_LDRQ1# <37>
SIO_A20GATE <38> H_A20M# <7>
12
H_FERR# <7> H_PWRGOOD <8> H_IGNNE# <7> H_INIT# <7>
H_INTR <7> SIO_RCIN# <38>
H_NMI <7> H_SMI# <7>
H_STPCLK# <7>
T41PAD~DT41PAD~D
C303 0.01U_0402_16V7K~DC303 0.01U_0402_16V7K~D C304 0.01U_0402_16V7K~DC304 0.01U_0402_16V7K~D
C305 0.01U_0402_16V7K~DC305 0.01U_0402_16V7K~D C306 0.01U_0402_16V7K~DC306 0.01U_0402_16V7K~D
CLK_PCIE_SATA# <6> CLK_PCIE_SATA <6>
12
1
12
R218
R218 332K_0402_1%~D
332K_0402_1%~D
LAN100_SLP
R220
@R220
@
0_0402_5%~D
0_0402_5%~D
1 2
ICH9M LAN100 SLP Strap (Internal VR for VccLAN1.05 and VccCL1.05)
ICH_LAN100_SLP Low = Internal VR Disabled
12 12
12 12
High = Internal VR Enabled(Default)
LPC_LAD[0..3] <36,37,38>
+1.05V_VCCP
56_0402_1%~D
56_0402_1%~D
@R227
@
12
R227
+1.05V_VCCP
12
SIO_A20GATE SIO_RCIN#
56_0402_1%~D
56_0402_1%~D
@R228
@
R228
H_FERR#
H_DPRSTP# <8,10,47> H_DPSLP# <8>
12
R237
R237 56_0402_5%~D
56_0402_5%~D
1 2
C301
C301
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
ESATA_IRX_DTX_N4_C <33> ESATA_IRX_DTX_P4_C <33>
ESATA_ITX_DRX_N4 <33> ESATA_ITX_DRX_P4 <33>
SATA_SBRX_DTX_N3_C <35> SATA_SBRX_DTX_P3_C <35>
SATA_SBTX_C_DRX_N3 <35> SATA_SBTX_C_DRX_P3 <35>
R230 10K_0402_5%~DR230 10K_0402_5%~D R231 10K_0402_5%~DR231 10K_0402_5%~D
R233 56_0402_5%~DR233 56_0402_5%~D
+3.3V_RUN
12 12
+1.05V_VCCP
12
http://hobi-elektronika.net/
+3.3V_RUN
10K_0402_5%~D
XOR Chain Entrance Strap
DescriptionICH_RSVD_TP3 HDA SDOUT
00
0
A A
1
11
5
RSVD
1
Enter XOR Chain
0
Normal Operation (Default)
Set PCIE port config bit 1
12
R248
@R248
@
1K_0402_5%~D
1K_0402_5%~D
ICH_AZ_SDOUT
12
R249
@R249
@
1K_0402_5%~D
1K_0402_5%~D
ICH_RSVD_TP3 <24>
For WLAN detection issue
ICH_AZ_SYNC ICH_AZ_SDOUT
Pin AH4 , AG5 has weak internal PD
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
4
3
10K_0402_5%~D
@
@
R84
R84
R96
@R96
@
10K_0402_5%~D
10K_0402_5%~D
12 12
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
2
Date: Sheet
Compal Electronics, Inc.
ICH9-M(2/4)
ICH9-M(2/4)
ICH9-M(2/4)
LA-4041P
LA-4041P
LA-4041P
1.0
1.0
23 56Friday, June 13, 2008
23 56Friday, June 13, 2008
23 56Friday, June 13, 2008
1
1.0
of
of
of
Page 24
+3.3V_RUN
1 2
R251 2.2K_0402_5%~D@ R251 2.2K_0402_5%~D@
1 2
R254 10K_0402_5%~D@ R254 10K_0402_5%~D@
1 2
R258 8.2K_0402_5%~DR258 8.2K_0402_5%~D
12
R261 10K_0402_5%~DR261 10K_0402_5%~D
1 2
R264 1K_0402_5%~D@R264 1K_0402_5%~D@
1 2
R834 100K_0402_5%~DR834 100K_0402_5%~D
1 2
D D
R272 10K_0402_5%~DR272 10K_0402_5%~D
12
R273 100K_0402_5%~D4@R273 100K_0402_5%~D4@
12
R304 100K_0402_5%~D3@R304 100K_0402_5%~D3@
TPM_ID: H: Enable L: Disable
iTPM function
No stuff = Disable
R270
+3.3V_LAN +3.3V_ALW_ICH
+3.3V_RUN
C C
+3.3V_ALW_ICH
B B
ICH_SPI_CS0# ICH_EC_SPI_DIN
A A
Stuff = Enable
1 2
R270 1K_0402_5%~D@R270 1K_0402_5%~D@
12
R282
R282
8.2K_0402_5%~D
8.2K_0402_5%~D
CLKRUN#
12
R283
@R283
@
10_0402_5%~D
10_0402_5%~D
RP1
RP1
45 36 27
10K_1206_8P4R_5%~D
10K_1206_8P4R_5%~D
10K_1206_8P4R_5%~D
10K_1206_8P4R_5%~D R288 10K_0402_5%~DR288 10K_0402_5%~D R291 10K_0402_5%~DR291 10K_0402_5%~D R293 10K_0402_5%~DR293 10K_0402_5%~D
ICH_SPI_CS1# ICH_SPI_DIN_RICH_EC_SPI_DIN
ICH_SPI_DIN_R
SPI_WP#_SEL
18
RP2
RP2
45 36 27 18
1 2 1 2 1 2
1 2
R300
R300 33_0402_5%~D
33_0402_5%~D
R1049
R1049
0_0402_5%~D
0_0402_5%~D
1 2
SPI_WP#_SEL <37>
1 2
R1060
@R1060
@
0_0402_5%~D
0_0402_5%~D
1 2
@R385
@
33_0402_5%~D
33_0402_5%~D
5
IMVP_PWRGD MCH_ICH_SYNC# RSV_THRM# IRQ_SERIRQ SPKR SPEAKER_DET# SIO_EXT_SCI# TPM_ID TPM_ID
ICH_EC_SPI_DO
SIO_EXT_WAKE#<37>
USB_MCARD1_DET#<34>
USB_MCARD2_DET#<34>
No Reboot Strap
Low = Default
SPKR
High = No Reboot
Option to " Disable " clkrun. Pulling it down will keep the clks running.
MiniWWAN (Mini Card 1)--->
MiniWLAN (Mini Card 2)--->
USB_OC0_1# USB_OC2# ESATA_USB_OC# USB_OC4#
USB_OC5# USB_OC6# USB_OC7# USB_OC11#
USB_OC9# USB_OC10# USB_OC8#
SPI_DIN_R1
R385
SPI_DIN_R2
Express card--->
10/100/1G LAN --->
200 MIL SO8
+3.3V_LAN
Flash ROM
12
R298
R298
3.3K_0402_5%~D
3.3K_0402_5%~D U12
U12
1
CS#
2
SO
3
WP#
4
GND
W25X32VSSIG_SO8~D
W25X32VSSIG_SO8~D
+3.3V_LAN
12
R375
@R375
@
3.3K_0402_5%~D
3.3K_0402_5%~D U13
@U13
@
1
CS#
2
SO
3
WP#
4
GND
W25X16VSSIG_SO8~D
5
W25X16VSSIG_SO8~D
R252 2.2K_0402_5%~DR252 2.2K_0402_5%~D R255 2.2K_0402_5%~DR255 2.2K_0402_5%~D R259 10K_0402_5%~D@R259 10K_0402_5%~D@ R262 10K_0402_5%~DR262 10K_0402_5%~D R265 10K_0402_5%~DR265 10K_0402_5%~D R267 10K_0402_5%~DR267 10K_0402_5%~D R268 10K_0402_5%~DR268 10K_0402_5%~D R269 10K_0402_5%~DR269 10K_0402_5%~D R274 10K_0402_5%~DR274 10K_0402_5%~D R787 10K_0402_5%~DR787 10K_0402_5%~D R192 10K_0402_5%~DR192 10K_0402_5%~D R835 100K_0402_5%~DR835 100K_0402_5%~D R911 100K_0402_5%~DR911 100K_0402_5%~D R210 10K_0402_5%~D
R210 10K_0402_5%~D
BT/UWB--->
HOLD#
SCLK
HOLD#
1 2 1 2 1 2 1 2 1 2 1 2
1 2 1 2 1 2 1 2 1 2
@
@
1 2
8
VCC
7 6 5
SI
VCC
SCLK
SI
ICH_SMBDATA ICH_CL_RST1# AMT_SMBCLK AMT_SMBDAT ICH_RI# ICH_PCIE_WAKE#
ME_SUS_PWR_ACK
12
SIO_EXT_SMI# ICH_GPIO60 SMB_ALERT# IO_LOOP CONTACTLESS_DET# LAN_DISABLE#
47P_0402_50V8J~D
47P_0402_50V8J~D
47P_0402_50V8J~D
47P_0402_50V8J~D
@C313
@
1
1
C313
2
2
1 2
R811 100K_0402_5%~D@R811 100K_0402_5%~D@
PCIE_IRX_MCARDTX_N3<34>
PCIE_IRX_MCARDTX_P3<34> PCIE_ITX_MCARDRX_N3_C<34> PCIE_ITX_MCARDRX_P3_C<34>
C328
C328
1 2
12
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D R299
R299
3.3K_0402_5%~D
3.3K_0402_5%~D
SPI_CLK_R1 SPI_DO_R1
1 2
R302 33_0402_5%~DR302 33_0402_5%~D
12
R383
@R383
@
3.3K_0402_5%~D
3.3K_0402_5%~D
8 7
SPI_CLK_R2
6
SPI_DO_R2
5
ICH_SMBCLK
1 2
1 2
R277 0_0402_5%~DR277 0_0402_5%~D
1 2
R280 0_0402_5%~DR280 0_0402_5%~D
1 2
R281 0_0402_5%~DR281 0_0402_5%~D
47P_0402_50V8J~D
47P_0402_50V8J~D
@C315
@
@C316
@
1
C315
C316
2
ITP_DBRESET#
PCIE_IRX_WANTX_N1<34>
PCIE_IRX_WANTX_P1<34> PCIE_ITX_WANRX_N1_C<34> PCIE_ITX_WANRX_P1_C<34>
PCIE_IRX_WLANTX_N2<34>
PCIE_IRX_WLANTX_P2<34> PCIE_ITX_WLANRX_N2_C<34> PCIE_ITX_WLANRX_P2_C<34>
PCIE_IRX_EXPTX_N4<32>
PCIE_IRX_EXPTX_P4<32> PCIE_ITX_EXPRX_N4_C<32> PCIE_ITX_EXPRX_P4_C<32>
PCIE_IRX_GLANTX_N6<29>
PCIE_IRX_GLANTX_P6<29> PCIE_ITX_GLANRX_N6_C<29> PCIE_ITX_GLANRX_P6_C<29>
ICH_SPI_CS1#<22>
R301
R301 33_0402_5%~D
33_0402_5%~D
1 2
C392
@C392
@
1 2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
R329
@ R329
@
33_0402_5%~D
33_0402_5%~D
1 2 1 2
R384
@ R384
@
33_0402_5%~D
33_0402_5%~D
ICH_EC_SPI_CLK ICH_EC_SPI_DO
ICH_EC_SPI_CLK ICH_EC_SPI_DO
4
ICH_SMBCLK ICH_SMBDATA ICH_GPIO60
T166PAD~D T166PAD~D
R122
R122
T45PAD~D T45PAD~D
T47PAD~D T47PAD~D
T132PAD~D T132PAD~D
T48PAD~D T48PAD~D T167PAD~D T167PAD~D
T50PAD~D T50PAD~D T51PAD~D T51PAD~D T52PAD~D T52PAD~D
33_0402_5%~D
33_0402_5%~D
33_0402_5%~D
33_0402_5%~D
R1045
R1045
0_0402_5%~D
0_0402_5%~D
1 2
ESATA_USB_OC#<33>
USB_OC2#<33>
AMT_SMBCLK AMT_SMBDAT
ICH_RI# SUS_STAT#/LPCPD#
ITP_DBRESET# PM_SYNC# SMB_ALERT# H_STP_PCI#
H_STP_CPU# CLKRUN# ICH_PCIE_WAKE#
IRQ_SERIRQ_ICH RSV_THRM#
IMVP_PWRGD ICH_TP11 SIO_EXT_SCI#
TPM_ID SIO_EXT_SMI#
LAN_DISABLE# CONTACTLESS_DET# ICH_GPIO17
ICH_GPIO20
IO_LOOP SATA_CLKREQ# ODD_DET# WPAN_RADIO_DIS_MINI# HDD_DET# ICH_GPIO49
SPKR MCH_ICH_SYNC# ICH_RSVD_TP3 ICH_TP8 ICH_TP9 ICH_TP10
R294
R294
1 2 1 2
R387
R387
R303
R303
22.6_0402_1%~D
22.6_0402_1%~D
Within 500 mils
1 2
R386 0_0402_5%~D@R386 0_0402_5%~D@
AMT_SMBCLK<38>
AMT_SMBDAT<38>
ITP_DBRESET#<7>
PM_SYNC#<10>
H_STP_PCI#<6> H_STP_CPU#<6>
CLKRUN#<31,37,38>
ICH_PCIE_WAKE#<37>
IRQ_SERIRQ<31,36,37,38>
LAN_DISABLE#<29>
4
1 2
33_0402_5%~D
33_0402_5%~D
IMVP_PWRGD<37,41,47,49>
SIO_EXT_SCI#<38>
SIO_EXT_SMI#<38>
CONTACTLESS_DET#<36>
SD_DET#<31> IO_LOOP<33>
SATA_CLKREQ#<6>
ODD_DET#<26,38> HDD_DET#<26>
SPKR<27>
MCH_ICH_SYNC#<10>
ICH_RSVD_TP3<23>
C317 0.1U_0402_10V7K~DC317 0.1U_0402_10V7K~D
1 2
C319 0.1U_0402_10V7K~DC319 0.1U_0402_10V7K~D
1 2
C320 0.1U_0402_10V7K~DC320 0.1U_0402_10V7K~D
1 2
C321 0.1U_0402_10V7K~DC321 0.1U_0402_10V7K~D
1 2
C322 0.1U_0402_10V7K~DC322 0.1U_0402_10V7K~D
1 2
C323 0.1U_0402_10V7K~DC323 0.1U_0402_10V7K~D
1 2
C98 0.1U_0402_10V7K~DC98 0.1U_0402_10V7K~D
1 2
C99 0.1U_0402_10V7K~DC99 0.1U_0402_10V7K~D
1 2
C326 0.1U_0402_10V7K~DC326 0.1U_0402_10V7K~D
1 2
C327 0.1U_0402_10V7K~DC327 0.1U_0402_10V7K~D
1 2
ICH_SPI_CS0# ICH_SPI_CS0#_R
USB_OC0_1#<33>
Follow Daisy Chain and Star Topology. Place close to U10 pinE23 within 500mils
U10C
U10C
G16 A13 E17 C17 B18
F19
R4
G19
M6 A17 A14
E19
L4
E20
M5
AJ23
D21 A20
AG19 AH21 AG21
A21 C12 C21
AE18
K1
AF8
AJ22
A9
D19
L1 AE19 AG22 AF21 AH24
A8
M7
AJ24
B21
AH20
AJ20 AJ21
ICH9M REV 1.0
ICH9M REV 1.0
PCIE_IRX_WANTX_N1 PCIE_IRX_WANTX_P1 PCIE_ITX_WANRX_N1 PCIE_ITX_WANRX_P1
PCIE_IRX_WLANTX_N2 PCIE_IRX_WLANTX_P2 PCIE_ITX_WLANRX_N2 PCIE_ITX_WLANRX_P2
PCIE_IRX_MCARDTX_N3 PCIE_IRX_MCARDTX_P3 PCIE_ITX_MCARDRX_N3 PCIE_ITX_MCARDRX_P3
PCIE_IRX_EXPTX_N4 PCIE_IRX_EXPTX_P4 PCIE_ITX_EXPRX_N4 PCIE_ITX_EXPRX_P4
PCIE_IRX_GLANTX_N6 PCIE_IRX_GLANTX_P6 PCIE_ITX_GLANRX_N6 PCIE_ITX_GLANRX_P6
ICH_EC_SPI_CLK ICH_SPI_CS1#_R ICH_EC_SPI_DO
ICH_EC_SPI_DIN USB_OC0_1#
USB_OC1# USB_OC2# ESATA_USB_OC# USB_OC4# USB_OC5# USB_OC6# USB_OC7# USB_OC8# USB_OC9# USB_OC10# USB_OC11#
USBRBIAS
12
3
1 2
R256 8.2K_0402_5%~DR256 8.2K_0402_5%~D
CLK14
CLK48 SUSCLK SLP_S3#
SLP_S4# SLP_S5#
PWROK
BATLOW# PWRBTN# LAN_RST#
RSMRST#
CLPWROK
SLP_M#
CL_CLK0 CL_CLK1
CL_DATA0 CL_DATA1
CL_VREF0 CL_VREF1
CL_RST0# CL_RST1#
V27 V26 U29 U28
Y27 Y26 W29 W28
AB27 AB26 AA29 AA28
AD27 AD26 AC29 AC28
T26 T25
AF29 AF28
AC5 AC4 AD3 AD2 AC1 AC2 AA5 AA4 AB2 AB3 AA1 AA2 W5 W4 Y3 Y2 W1 W2 V2 V3 U5 U4 U1 U2
AH23 AF19 AE21 AD20
H1 AF3
P1 C16
E16 G17
C10 G20 M2 B13 R3 D20 D22 R5 R6 B16 F24
B19 F22
C19 C25
A19 F21
D18 A16
C18 C11 C20
R284
@R284
@
10K_0402_5%~D
10K_0402_5%~D
DMI_MTX_IRX_N0 DMI_MTX_IRX_P0 DMI_MRX_ITX_N0 DMI_MRX_ITX_P0
DMI_MTX_IRX_N1 DMI_MTX_IRX_P1 DMI_MRX_ITX_N1 DMI_MRX_ITX_P1
DMI_MTX_IRX_N2 DMI_MTX_IRX_P2 DMI_MRX_ITX_N2 DMI_MRX_ITX_P2
DMI_MTX_IRX_N3 DMI_MTX_IRX_P3 DMI_MRX_ITX_N3 DMI_MRX_ITX_P3
CLK_PCIE_ICH# CLK_PCIE_ICH
DMI_IRCOMP USBP0-
USBP0+ USBP1­USBP1+ USBP2­USBP2+ USBP3­USBP3+ USBP4­USBP4+ USBP5­USBP5+ USBP6­USBP6+ USBP7­USBP7+ USBP8­USBP8+ USBP9­USBP9+ USBP10­USBP10+ USBP11­USBP11+
SPEAKER_DET# USB_MCARD3_DET# 1394_DET#
CLK_ICH_14M CLK_ICH_48M
ICH_SUSCLK SIO_SLP_S3#
SIO_SLP_S4# SIO_SLP_S5#
ICH_GPIO26 ICH_PWRGD DPRSLPVR ICH_BATLOW# SIO_PWRBTN# ICH_LAN_RST# ICH_RSMRST# CLK_PWRGD ICH_CL_PWROK SIO_SLP_M#
+CL_VREF0_ICH +CL_VREF1_ICH
CL_RST0# ICH_CL_RST1#
ME_SUS_PWR_ACK AC_PRESENT ME_WOL_EN
1 2
SMBCLK SMBDATA LINKALERT#/GPIO60/CLGPIO4 SMLINK0 SMLINK1
RI# SUS_STAT#/LPCPD#
SYS_RESET# PMSYNC#/GPIO0 SMBALERT#/GPIO11 STP_PCI#
STP_CPU# CLKRUN# WAKE#
SERIRQ THRM#
VRMPWRGD TP11 GPIO1
GPIO6 GPIO7 GPIO8 GPIO12 GPIO13 GPIO17 GPIO18 GPIO20 SCLOCK/GPIO22 GPIO27 GPIO28 SATACLKREQ#/GPIO35 SLOAD/GPIO38 SDATAOUT0/GPIO39 SDATAOUT1/GPIO48 GPIO49 GPIO57/CLGPIO5
SPKR MCH_SYNC# TP3 TP8 TP9 TP10
U10D
U10D
N29
PERN1
N28
PERP1
P27
PETN1
P26
PETP1
L29
PERN2
L28
PERP2
M27
PETN2
M26
PETP2
J29
PERN3
J28
PERP3
K27
PETN3
K26
PETP3
G29
PERN4
G28
PERP4
H27
PETN4
H26
PETP4
E29
PERN5
E28
PERP5
F27
PETN5
F26
PETP5
C29
PERN6/GLAN_RXN
C28
PERP6/GLAN_RXP
D27
PETN6/GLAN_TXN
D26
PETP6/GLAN_TXP
D23
SPI_CLK
D24
SPI_CS0#
F23
SPI_CS1#/GPIO58/CLGPIO6
D25
SPI_MOSI
E23
SPI_MISO
N4
OC0#/GPIO59
N5
OC1#/GPIO40
N6
OC2#/GPIO41
P6
OC3#/GPIO42
M1
OC4#/GPIO43
N2
OC5#/GPIO29
M4
OC6#/GPIO30
M3
OC7#/GPIO31
N3
OC8#/GPIO44
N1
OC9#/GPIO45
P5
OC10#/GPIO46
P3
OC11#/GPIO47
AG2
USBRBIAS
AG1
USBRBIAS#
ICH9M REV 1.0
ICH9M REV 1.0
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
3
SATA0GP/GPIO21 SATA1GP/GPIO19 SATA4GP/GPIO36 SATA5GP/GPIO37
SATA
GPIO
SATA
GPIO
SMBSYS GPIO
SMBSYS GPIO
Clocks
Clocks
S4_STATE#/GPIO26
DPRSLPVR/GPIO16
Power MGTController Link
Power MGTController Link
CK_PWRGD
GPIO
GPIO
MEM_LED/GPIO24
GPIO10/SUS_PWR_ACK
GPIO14/AC_PRESENT
WOL_EN/GPIO9
MISC
MISC
DMI0RXN DMI0RXP DMI0TXN
DMI0TXP
DMI1RXN DMI1RXP DMI1TXN
DMI1TXP
DMI2RXN DMI2RXP DMI2TXN
DMI2TXP
DMI3RXN DMI3RXP DMI3TXN
DMI3TXP
DMI_CLKN
PCI-Express
PCI-Express
DMI_CLKP
Direct Media Interface
Direct Media Interface
DMI_ZCOMP
DMI_IRCOMP
USBP0N
USBP0P
USBP1N
USBP1P
USBP2N
USBP2P
USBP3N
USBP3P
USBP4N
USBP4P
USBP5N
SPI
SPI
USBP5P
USBP6N
USB
USB
USBP6P
USBP7N
USBP7P
USBP8N
USBP8P
USBP9N
USBP9P USBP10N USBP10P USBP11N USBP11P
2
+3.3V_RUN+3.3V_ALW_ICH
SPEAKER_DET# <28>
CLK_ICH_14M <6> CLK_ICH_48M <6>
T44 PAD~DT44 PAD~D
T130
T130
R275 8.2K_0402_5%~DR275 8.2K_0402_5%~D
SIO_PWRBTN# <38> ICH_LAN_RST# <38>
ICH_RSMRST# <38>
ICH_CL_PWROK <10,38>
PCIE_MCARD1_DET# <34>
+3.3V_ALW_ICH
DMI_MTX_IRX_N0 <10> DMI_MTX_IRX_P0 <10> DMI_MRX_ITX_N0 <10> DMI_MRX_ITX_P0 <10>
DMI_MTX_IRX_N1 <10> DMI_MTX_IRX_P1 <10> DMI_MRX_ITX_N1 <10> DMI_MRX_ITX_P1 <10>
DMI_MTX_IRX_N2 <10> DMI_MTX_IRX_P2 <10> DMI_MRX_ITX_N2 <10> DMI_MRX_ITX_P2 <10>
DMI_MTX_IRX_N3 <10> DMI_MTX_IRX_P3 <10> DMI_MRX_ITX_N3 <10> DMI_MRX_ITX_P3 <10>
CLK_PCIE_ICH# <6> CLK_PCIE_ICH <6>
USBP0- <33> USBP0+ <33> USBP1- <33> USBP1+ <33> USBP2- <33> USBP2+ <33> USBP3- <33> USBP3+ <33> USBP4- <34> USBP4+ <34> USBP5- <34> USBP5+ <34> USBP6- <34> USBP6+ <34> USBP7- <32> USBP7+ <32> USBP8- <35> USBP8+ <35> USBP9- <35> USBP9+ <35> USBP10- <36> USBP10+ <36> USBP11- <19> USBP11+ <19>
2
USB_MCARD3_DET# <34> 1394_DET# <31>
SIO_SLP_S3# <37> SIO_SLP_S4# <38> SIO_SLP_S5# <38>
PAD~D
PAD~D
ICH_PWRGD <10,41> DPRSLPVR <10,47>
CLK_PWRGD <6>
SIO_SLP_M# <38>
CL_CLK0 <10> ICH_CL_CLK1 <34>
CL_DATA0 <10> ICH_CL_DATA1 <34>
CL_RST0# <10>
ICH_CL_RST1# <34>
ME_SUS_PWR_ACK <38> AC_PRESENT <38>
ME_WOL_EN <38>
R292 24.9_0402_1%~DR292 24.9_0402_1%~D
----->Right Side Top
----->Right Side Bottom
----->Left Side Top
----->Left Side Bottom
----->WLAN
----->WWAN
----->WPAN
----->EXP Card
----->DOCK
----->DOCK
----->USH
----->Camera
12
+3.3V_ALW_ICH
Within 500 mils
1 2
1
+3.3V_RUN
ICH_LAN_RST#
+1.5V_RUN_PCIE_ICH
ICH_SMBDATA
+3.3V_M
ICH_SMBCLK
@
@
+CL_VREF1_ICH
+3.3V_M
6 1
Q27A
Q27A 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
2 5
3
Q27B
Q27B 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
1394_DET# ODD_DET# HDD_DET#
ICH_CL_PWROK DPRSLPVR ICH_PWRGD ICH_RSMRST# ME_WOL_EN
10K_0402_5%~D
10K_0402_5%~D
1 2
10K_0402_5%~D
10K_0402_5%~D
1 2
1
2
12
4
1 2
R836 100K_0402_5%~DR836 100K_0402_5%~D
R760 100K_0402_5%~DR760 100K_0402_5%~D
1 2
R759 100K_0402_5%~DR759 100K_0402_5%~D
1 2
R250 100K_0402_5%~DR250 100K_0402_5%~D
1 2
R253 100K_0402_5%~D@R253 100K_0402_5%~D@
1 2
R257 10K_0402_5%~DR257 10K_0402_5%~D
1 2
R260 10K_0402_5%~DR260 10K_0402_5%~D
1 2
R263 100K_0402_5%~DR263 100K_0402_5%~D
Place closely pin U10.H1
CLK_ICH_14M
12
R271
R271
R276
R276
+3.3V_WLAN
C324
C324
2.2K_0402_5%~D
2.2K_0402_5%~D
R296
R296
R279
@R279
@
10_0402_5%~D
10_0402_5%~D
1
C312
@C312
@
4.7P_0402_50V8C~D
4.7P_0402_50V8C~D
2
Place closely pin U10.AF3
CLK_ICH_48M
12
R285
R285
10_0402_5%~D
10_0402_5%~D
1
C318
C318
8.2P_0402_50V8D~D
8.2P_0402_50V8D~D
2
12
R286
R286
+CL_VREF0_ICH
3.24K_0402_1%~D
3.24K_0402_1%~D
12
R289
R289
453_0402_1%~D
453_0402_1%~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2.2K_0402_5%~D
2.2K_0402_5%~D
12
R297
R297
MEM_SDATA
MEM_SCLK
12
+3.3V_M
12
12
1
C325
C325
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
MEM_SDATA <16,17>
MEM_SCLK <16,17>
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
ICH9-M(3/4)
ICH9-M(3/4)
ICH9-M(3/4)
LA-4041P
LA-4041P
LA-4041P
24 56Friday, June 13, 2008
24 56Friday, June 13, 2008
24 56Friday, June 13, 2008
of
of
1
of
R287
R287
R290
R290
3.24K_0402_1%~D
3.24K_0402_1%~D
453_0402_1%~D
453_0402_1%~D
1.0
1.0
1.0
Page 25
5
+3.3V_RUN+5V_RUN
21
12
D15
+3.3V_ALW_ICH+5V_ALW
12
+1.5V_RUN
D15 RB751S40T1_SOD523-2~D
RB751S40T1_SOD523-2~D
1
C335
C335 1U_0603_10V6K~D
1U_0603_10V6K~D
2
21
D16
D16 RB751S40T1_SOD523-2~D
RB751S40T1_SOD523-2~D
ICH_V5REF_SUS
1
C342
C342 1U_0603_10V6K~D
1U_0603_10V6K~D
2
+1.5V_RUN
L13
L13
1 2
BLM21PG600SN1D_0805~D
BLM21PG600SN1D_0805~D
L16
L16
10UH_LB2012T100MR_20%_0805~D
10UH_LB2012T100MR_20%_0805~D
1 2
R311
R311
100_0402_5%~D
100_0402_5%~D
D D
R313
R313
100_0402_5%~D
100_0402_5%~D
C C
+RTC_CELL
1U_0603_10V4Z~D
1U_0603_10V4Z~D
1
C330
C330
2
+1.5V_RUN_PCIE_ICH
+1.5V_RUN_PCIE_ICH
220U_D2_4VY_R15M~D
220U_D2_4VY_R15M~D
1
+
+
2
1
2
1
2
C336
C336
+1.5V_RUN_SATAPLL
10U_0805_4VAM~D
10U_0805_4VAM~D
http://hobi-elektronika.net/
B B
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C365
C365
0.1U_0402_16V4Z~D
+3.3V_LAN
A A
0.1U_0402_16V4Z~D
1
C367
C367
2
1 2
L17
L17 1UH_20%_0805~D
1UH_20%_0805~D
5
2
C370
C370
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
+VCCGLANPLL+1.5V_RUN
2.2U_0603_6.3V6K~D
2.2U_0603_6.3V6K~D
10U_0805_4VAM~D
10U_0805_4VAM~D
1
1
C371
C371
C372
C372
2
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
C350
C350
1 2
4
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C332
C332
C331
C331
2
ICH_V5REF_RUN ICH_V5REF_SUSICH_V5REF_RUN
2.2U_0603_6.3V6K~D
2.2U_0603_6.3V6K~D
22U_0805_6.3V6M~D
22U_0805_6.3V6M~D
22U_0805_6.3V6M~D
22U_0805_6.3V6M~D
1
1
1
C337
C337
2
2
1U_0603_10V4Z~D
1U_0603_10V4Z~D
1
C351
C351
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C364
C364
2
VCCLAN1.05_INT_ICH
+1.5V_RUN
1
2
4
C339
C339
C338
C338
2
1U_0603_10V4Z~D
1U_0603_10V4Z~D
1
C358
C358
2
1U_0603_10V4Z~D
1U_0603_10V4Z~D
1
C359
C359
2
4.7U_0603_6.3V6M~D
4.7U_0603_6.3V6M~D
+3.3V_RUN
C373
C373
AA24 AA25 AB24 AB25 AC24 AC25 AD24 AD25 AE25 AE26 AE27 AE28 AE29
M24 M25
W24 W25
AJ19 AC16
AD15 AD16 AE15 AF15 AG15 AH15 AJ15
AC11 AD11 AE11 AF11 AG10 AG11 AH10 AJ10
AC9
AC18 AC19
AC21
AC12 AC13 AC14
AC6 AC7
A23
A6
AE1
F25 G25 H24 H25 J24 J25 K24 K25 L23 L24 L25
N23 N24 N25 P24 P25 R24 R25 R26 R27 T24 T27 T28 T29 U24 U25 V24 V25 U23
K23 Y24 Y25
G10
G9
AJ5 AA7
AB6 AB7
A10 A11
A12 B12
A27 D28
D29 E26 E27
A26
U10F
U10F
VCCRTC V5REF V5REF_SUS VCC1_5_B[1]
VCC1_5_B[2] VCC1_5_B[3] VCC1_5_B[4] VCC1_5_B[5] VCC1_5_B[6] VCC1_5_B[7] VCC1_5_B[8] VCC1_5_B[9] VCC1_5_B[10] VCC1_5_B[11] VCC1_5_B[12] VCC1_5_B[13] VCC1_5_B[14] VCC1_5_B[15] VCC1_5_B[16] VCC1_5_B[17] VCC1_5_B[18] VCC1_5_B[19] VCC1_5_B[20] VCC1_5_B[21] VCC1_5_B[22] VCC1_5_B[23] VCC1_5_B[24] VCC1_5_B[25] VCC1_5_B[26] VCC1_5_B[27] VCC1_5_B[28] VCC1_5_B[29] VCC1_5_B[30] VCC1_5_B[31] VCC1_5_B[32] VCC1_5_B[33] VCC1_5_B[34] VCC1_5_B[35] VCC1_5_B[36] VCC1_5_B[37] VCC1_5_B[38] VCC1_5_B[39] VCC1_5_B[40] VCC1_5_B[41] VCC1_5_B[42] VCC1_5_B[43] VCC1_5_B[44] VCC1_5_B[45] VCC1_5_B[46] VCC1_5_B[47] VCC1_5_B[48] VCC1_5_B[49]
VCCSATAPLL VCC1_5_A[1]
VCC1_5_A[2] VCC1_5_A[3] VCC1_5_A[4] VCC1_5_A[5] VCC1_5_A[6] VCC1_5_A[7] VCC1_5_A[8]
VCC1_5_A[9] VCC1_5_A[10] VCC1_5_A[11] VCC1_5_A[12] VCC1_5_A[13] VCC1_5_A[14] VCC1_5_A[15] VCC1_5_A[16]
VCC1_5_A[17] VCC1_5_A[18]
VCC1_5_A[19] VCC1_5_A[20] VCC1_5_A[21]
VCC1_5_A[22] VCC1_5_A[23]
VCC1_5_A[24] VCC1_5_A[25]
VCCUSBPLL VCC1_5_A[26]
VCC1_5_A[27] VCC1_5_A[28] VCC1_5_A[29] VCC1_5_A[30]
VCCLAN1_05[1] VCCLAN1_05[2]
VCCLAN3_3[1] VCCLAN3_3[2]
VCCGLANPLL VCCGLAN1_5[1]
VCCGLAN1_5[2] VCCGLAN1_5[3] VCCGLAN1_5[4]
VCCGLAN3_3
ICH9M REV 1.0
ICH9M REV 1.0
CORE
CORE
VCCA3GP
VCCA3GP
ATXARX
ATXARX
VCCPSUSVCCPUSB
VCCPSUSVCCPUSB
USB CORE
USB CORE
GLAN POWER
GLAN POWER
3
+1.05V_VCCP
+1.05V_VCCP
A15
VCC1_05[1]
B15
VCC1_05[2]
C15
VCC1_05[3]
D15
VCC1_05[4]
E15
VCC1_05[5]
F15
VCC1_05[6]
L11
VCC1_05[7]
L12
VCC1_05[8]
L14
VCC1_05[9]
L16
VCC1_05[10]
L17
VCC1_05[11]
L18
VCC1_05[12]
M11
VCC1_05[13]
M18
VCC1_05[14]
P11
VCC1_05[15]
P18
VCC1_05[16]
T11
VCC1_05[17]
T18
VCC1_05[18]
U11
VCC1_05[19]
U18
VCC1_05[20]
V11
VCC1_05[21]
V12
VCC1_05[22]
V14
VCC1_05[23]
V16
VCC1_05[24]
V17
VCC1_05[25]
V18
VCC1_05[26]
VCCDMIPLL VCC_DMI[1]
VCC_DMI[2]
V_CPU_IO[1] V_CPU_IO[2]
VCC3_3[1] VCC3_3[2] VCC3_3[7] VCC3_3[3]
VCC3_3[4] VCC3_3[5] VCC3_3[6]
VCCP_CORE
VCCP_CORE
VCC3_3[8]
VCC3_3[9] VCC3_3[10] VCC3_3[11] VCC3_3[12] VCC3_3[13]
PCI
PCI
VCC3_3[14]
VCCHDA
VCCSUSHDA
VCCSUS1_05[1] VCCSUS1_05[2]
VCCSUS1_5[1] VCCSUS1_5[2]
VCCSUS3_3[1] VCCSUS3_3[2] VCCSUS3_3[3] VCCSUS3_3[4]
VCCSUS3_3[5] VCCSUS3_3[6]
VCCSUS3_3[7] VCCSUS3_3[8]
VCCSUS3_3[9] VCCSUS3_3[10] VCCSUS3_3[11] VCCSUS3_3[12] VCCSUS3_3[13] VCCSUS3_3[14] VCCSUS3_3[15] VCCSUS3_3[16] VCCSUS3_3[17] VCCSUS3_3[18] VCCSUS3_3[19] VCCSUS3_3[20]
VCCCL1_05
VCCCL1_5
VCCCL3_3[1] VCCCL3_3[2]
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
R29 W23
Y23 AB23
AC23 AG29 AJ6 AC10 AD19
AF20 AG24 AC20
B9 F9 G3 G6 J2 J7 K7
AJ4 AJ3 AC8
F17 AD8 F18
A18 D16 D17 E22
AF1 T1
T2 T3 T4 T5 T6 U6 U7 V6 V7 W6 W7 Y6 Y7 T7
G22 G23 A24
B24
3
+VCCDMIPLL +VCC_DMI_ICH
+3.3V/1.5V_RUN_HDA
TP_VCCSUS1.05_INT_ICH1 TP_VCCSUS1.05_INT_ICH2
VCCSUS1_5_ICH_1 VCCSUS1_5_ICH_2
VCCCL1_05_ICH VCCCL1_5
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
1
C333
C333
2
2
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
10U_0805_4VAM~D
10U_0805_4VAM~D
1
1
C340
C340
2
2
4.7U_0603_6.3V6M~D
4.7U_0603_6.3V6M~D
1
C343
C343
2
+3.3V_RUN
C349
C349
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1 2
0.022U_0402_16V7K~D
0.022U_0402_16V7K~D
1
2
C366 0.1U_0402_16V4Z~DC366 0.1U_0402_16V4Z~D
+3.3V_LAN
C361
C361
1 2
1
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
2
T91T91
+3.3V_ALW_ICH
0.022U_0402_16V7K~D
0.022U_0402_16V7K~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C362
C362
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
C334
C334
L14
L14
BLM18PG181SN1_0603~D
BLM18PG181SN1_0603~D
1 2
C341
C341
5ohm@100MHz
1 2
L15
L15 BLM18PG181SN1_0603~D
BLM18PG181SN1_0603~D
+3.3V_RUN
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
+3.3V_RUN
1
C348
C348
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
1
C353
C353
C354
C354
2
2
PAD~D
PAD~D
T53
T53
PAD~D
PAD~D
T122
T122
+3.3V_ALW_ICH
C363
C363
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1U_0603_10V4Z~D
1U_0603_10V4Z~D
1
1
C369
C369
C368
C368
2
2
C355
C355
D14
D14
2
3
MMBD4148-7-F_SOT23-3~D
MMBD4148-7-F_SOT23-3~D
12
R312
R312 1_0603_1%~D
1_0603_1%~D
+1.05V_VCCP
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C347
C347
+3.3V/1.5V_RUN_HDA
2
+3.3V_RUN
+3.3V_ALW_ICH
2
1
2
+1.5V_RUN
4.7U_0603_6.3V6M~D
4.7U_0603_6.3V6M~D
1
2
C357
C357
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
R310
R310
1 2
1
10_0805_5%~D
10_0805_5%~D
+1.05V_VCCP
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C344
C344
C345
C345
2
@R315
@
1
C352
C352
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
VCCSUS1_5_ICH_2
+1.5V_RUN
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C346
C346
2
R314
R314 0_0603_5%~D
0_0603_5%~D R315
0_0603_5%~D
0_0603_5%~D
Choice to support GMCH
1
2
1
U10E
U10E
AA26
12
+3.3V_RUN
12
+1.5V_RUN
C360
C360
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
AA27
AA23 AB28 AB29
AC17 AC26 AC27
AD10 AD12 AD13 AD14 AD17 AD18 AD21 AD28 AD29
AE12 AE13 AE14 AE16 AE17
AE20 AE24
AF13 AF16 AF18 AF22 AH26 AF26 AF27
AG13 AG16 AG18 AG20 AG23
AH12 AH14 AH17 AH19
AH22 AH25 AH28
AJ12 AJ14 AJ17
AA3 AA6 AB1
AB4 AB5
AC3 AD1
AD4 AD5 AD6 AD7 AD9
AE2
AE3 AE4 AE6 AE9
AF5 AF7 AF9
AG3 AG6 AG9
AH2
AH5 AH8
AJ8 B11 B14 B17
B2 B20 B23
B5
B8 C26 C27 E11 E14 E18
E2 E21 E24
E5
E8 F16 F28 F29 G12 G14 G18 G21 G24 G26 G27
G8
H2 H23 H28 H29
VSS[1] VSS[2] VSS[3] VSS[4] VSS[5] VSS[6] VSS[7] VSS[8] VSS[9] VSS[10] VSS[11] VSS[12] VSS[13] VSS[14] VSS[15] VSS[16] VSS[17] VSS[18] VSS[19] VSS[20] VSS[21] VSS[22] VSS[23] VSS[24] VSS[25] VSS[26] VSS[27] VSS[28] VSS[29] VSS[30] VSS[31] VSS[32] VSS[33] VSS[34] VSS[35] VSS[36] VSS[37] VSS[38] VSS[39] VSS[40] VSS[41] VSS[42] VSS[43] VSS[44] VSS[45] VSS[46] VSS[47] VSS[48] VSS[49] VSS[50] VSS[51] VSS[52] VSS[53] VSS[54] VSS[55] VSS[56] VSS[57] VSS[58] VSS[59] VSS[60] VSS[61] VSS[62] VSS[63] VSS[64] VSS[65] VSS[66] VSS[67] VSS[68] VSS[69] VSS[70] VSS[71] VSS[72] VSS[73] VSS[74] VSS[75] VSS[76] VSS[77] VSS[78] VSS[79] VSS[80] VSS[81] VSS[82] VSS[83] VSS[84] VSS[85] VSS[86] VSS[87] VSS[88] VSS[89] VSS[90] VSS[91] VSS[92] VSS[93] VSS[94] VSS[95] VSS[96] VSS[97] VSS[98] VSS[99] VSS[100] VSS[101] VSS[102] VSS[103] VSS[104] VSS[105] VSS[106]
ICH9M REV 1.0
ICH9M REV 1.0
VSS[107] VSS[108] VSS[109] VSS[110] VSS[111] VSS[112] VSS[113] VSS[114] VSS[115] VSS[116] VSS[117] VSS[118] VSS[119] VSS[120] VSS[121] VSS[122] VSS[123] VSS[124] VSS[125] VSS[126] VSS[127] VSS[128] VSS[129] VSS[130] VSS[131] VSS[132] VSS[133] VSS[134] VSS[135] VSS[136] VSS[137] VSS[138] VSS[139] VSS[140] VSS[141] VSS[142] VSS[143] VSS[144] VSS[145] VSS[146] VSS[147] VSS[148] VSS[149] VSS[150] VSS[151] VSS[152] VSS[153] VSS[154] VSS[155] VSS[156] VSS[157] VSS[158] VSS[159] VSS[160] VSS[161] VSS[162] VSS[163] VSS[164] VSS[165] VSS[166] VSS[167] VSS[168] VSS[169] VSS[170] VSS[171] VSS[172] VSS[173] VSS[174] VSS[175] VSS[176] VSS[177] VSS[178] VSS[179] VSS[180] VSS[181] VSS[182] VSS[183] VSS[184] VSS[185] VSS[186] VSS[187] VSS[188] VSS[189] VSS[190] VSS[191] VSS[192] VSS[193] VSS[194] VSS[195] VSS[196] VSS[197] VSS[198]
VSS_NCTF[1] VSS_NCTF[2] VSS_NCTF[3] VSS_NCTF[4] VSS_NCTF[5] VSS_NCTF[6] VSS_NCTF[7] VSS_NCTF[8]
VSS_NCTF[9] VSS_NCTF[10] VSS_NCTF[11] VSS_NCTF[12]
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
ICH9-M(4/4)
ICH9-M(4/4)
ICH9-M(4/4)
LA-4041P
LA-4041P
LA-4041P
25 56Thursday, June 05, 2008
25 56Thursday, June 05, 2008
25 56Thursday, June 05, 2008
1
H5 J23 J26 J27 AC22 K28 K29 L13 L15 L2 L26 L27 L5 L7 M12 M13 M14 M15 M16 M17 M23 M28 M29 N11 N12 N13 N14 N15 N16 N17 N18 N26 N27 P12 P13 P14 P15 P16 P17 P2 P23 P28 P29 P4 P7 R11 R12 R13 R14 R15 R16 R17 R18 R28 T12 T13 T14 T15 T16 T17 T23 B26 U12 U13 U14 U15 U16 U17 AD23 U26 U27 U3 V1 V13 V15 V23 V28 V29 V4 V5 W26 W27 W3 Y1 Y28 Y29 Y4 Y5 AG28 AH6 AF2 B25
A1 A2 A28 A29 AH1 AH29 AJ1 AJ2 AJ28 AJ29 B1 B29
1.0
1.0
1.0
of
of
of
Page 26
5
D D
4
3
2
1
For ODD
JSATA1
JSATA1
1
+5V_MOD
1
2
SATA_ODD_ITX_DRX_P1<23>
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1000P_0402_50V7K~D
1000P_0402_50V7K~D
1
C377
C377
C376
C376
2
SATA_ODD_ITX_DRX_N1<23> SATA_ODD_IRX_DTX_N1_C<23> SATA_ODD_IRX_DTX_P1_C<23>
close SATA connector
C375 0.01U_0402_16V7K~DC375 0.01U_0402_16V7K~D
SATA_ODD_ITX_DRX_P1 SATA_ODD_ITX_DRX_N1
SATA_ODD_IRX_DTX_N1
12
C374 0.01U_0402_16V7K~DC374 0.01U_0402_16V7K~D
SATA_ODD_IRX_DTX_P1
12
ODD_DET#<24,38>
+5V_MOD
ODD_DET#
Pleace near ODD CONN
C C
GND
2
RX+
3
RX-
4
GND
5
TX-
6
TX+
7
GND
8
DP
9
+5V
10
+5V
11
MD
12
GND
13
GND
TYCO_1759920-3
TYCO_1759920-3
GND1 GND2
14 15
Main SATA +5V Default
MODC_EN<37>
100K_0402_5%~D
100K_0402_5%~D
100K_0402_5%~D
100K_0402_5%~D
12
R319
R319
+5VMOD Source
+3.3V_ALW2
12
R317
R317
2N7002DW-T/R7_SOT363-6
2N7002DW-T/R7_SOT363-6
61
Q31A
Q31A
2
5
12
R316
R316 100K_0402_5%~D
100K_0402_5%~D
2
MOD_EN
2N7002DW-T/R7_SOT363-6
2N7002DW-T/R7_SOT363-6
3
Q31B
Q31B
4
+5V_ALW+15V_ALW
6
2
1
D
D
Q29
Q29
G
G
SI3456BDV-T1-E3_TSOP6~D
SI3456BDV-T1-E3_TSOP6~D
3
S
S
+5V_MOD +5V_RUN
0.1U_0603_50V4Z~D
0.1U_0603_50V4Z~D
4 5
10U_0805_10V4Z~D
10U_0805_10V4Z~D
1
C378
C378
1
2
2
C379
C379
100K_0402_5%~D
100K_0402_5%~D
12
PJP53
PJP53
1 2
PAD-OPEN 4x4m@
PAD-OPEN 4x4m@
R318
R318
HDD PWR
R320
R320 100K_0402_5%~D
100K_0402_5%~D
2N7002DW-T/R7_SOT363-6
2N7002DW-T/R7_SOT363-6
Q34B
Q34B
1
2
+5V_ALW
6
2
1
D
D
Q32
Q32
G
G
SI3456BDV-T1-E3_TSOP6~D
SI3456BDV-T1-E3_TSOP6~D
3
S
S
+5V_HDD
4 5
0.1U_0603_50V4Z~D
0.1U_0603_50V4Z~D 10U_0805_10V4Z~D
10U_0805_10V4Z~D
1
C383
C383
C382
C382
2
+5V_HDD Source
+3.3V_ALW
6
2
1
D
D
G
G
3
S
S
4 5
10U_0805_10V4Z~D
10U_0805_10V4Z~D
@ C1012
@
1
C1012
2
PJP54
PJP54
1 2
100K_0402_5%~D
100K_0402_5%~D
PAD-OPEN 4x4m@
PAD-OPEN 4x4m@
12
R322
R322
Open
Q124
@
Q124
@
SI3456BDV-T1-E3_TSOP6~D
SI3456BDV-T1-E3_TSOP6~D
+3.3V_HDD
PJP55
PJP55
1 2
100K_0402_5%~D
@ R924
100K_0402_5%~D
@
PAD-OPEN 4x4m@
PAD-OPEN 4x4m@
12
R924
Short
+5V_RUN
+3.3V_RUN
+15V_ALW
+3.3V_ALW2
For HDD
JSATA2
JSATA2
1
PSATA_ITX_DRX_P0<23> PSATA_ITX_DRX_N0<23>
PSATA_IRX_DTX_N0_C<23> PSATA_IRX_DTX_P0_C<23>
+5V_HDD +3.3V_HDD
B B
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1000P_0402_50V7K~D
1000P_0402_50V7K~D
1
1
C384
C384
2
2
C385
C385
10U_0805_10V4Z~D
10U_0805_10V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
@C386
@
@C387
@
1
1
C386
C387
2
2
PSATA_ITX_DRX_P0 PSATA_ITX_DRX_N0
C380 0.01U_0402_16V7K~DC380 0.01U_0402_16V7K~D C381 0.01U_0402_16V7K~DC381 0.01U_0402_16V7K~D
close SATA connector
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
@C388
@
1
C388
2
12 12
HDD_DET#<24>
PSATA_IRX_DTX_N0 PSATA_IRX_DTX_P0
+3.3V_HDD
HDD_DET#
+5V_HDD
GND
2
RX+
3
RX-
4
GND
5
TX-
6
TX+
7
GND
8
3.3V
9
3.3V
10
3.3V
11
GND
12
GND
13
GND
14
5V
15
5V
16
5V
17
GND
18
Reserved
19
GND
20
12V
21
12V
22
12V
FOX_LD2122H-S4SL6_RV
FOX_LD2122H-S4SL6_RV
GND1 GND2
23 24
HDDC_EN<37>
100K_0402_5%~D
100K_0402_5%~D
100K_0402_5%~D
100K_0402_5%~D
R323
R323
12
R321
R321
2N7002DW-T/R7_SOT363-6
2N7002DW-T/R7_SOT363-6
61
2
12
Q34A
Q34A
12
HDD_EN_5V
3
5
4
Main SATA +5V Default
Pleace near HDD CONN
+3.3V_HDD Source
A A
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
5
4
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
3
2
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
ODD/HDD CONNECTOR
ODD/HDD CONNECTOR
ODD/HDD CONNECTOR
LA-4041P
LA-4041P
LA-4041P
26 56Friday, June 13, 2008
26 56Friday, June 13, 2008
26 56Friday, June 13, 2008
1
1.0
1.0
1.0
of
of
of
Page 27
2
1
1 2
R786 0_0402_5%~DR786 0_0402_5%~D
Y5
Y5
SPKR<24> BEEP<38>
+3.3V_RUN
1000P_0402_50V7K~D
1000P_0402_50V7K~D
10U_0805_10V6K~D
10U_0805_10V6K~D
@C403
1
B B
2
@
1
C402
C402
C403
2
1 2
C389 0.1U_0402_16V4Z~DC389 0.1U_0402_16V4Z~D
1 2
C394 0.1U_0402_16V4Z~DC394 0.1U_0402_16V4Z~D
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
1U_0603_10V6K~D
1U_0603_10V6K~D
1
1
2
C405
C405
C404
C404
2
Close to U16 pin1 & pin9
ICH_AZ_CODEC_SDIN0<23>
+3.3V_RUN
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
1
C407
C407
2
Close to U16 pin3
Close to U16 pin6
ICH_AZ_CODEC_BITCLK
12
R343
@R343
@
10_0402_5%~D
10_0402_5%~D
1
C412
@C412
@
10P_0402_50V8J~D
10P_0402_50V8J~D
2
Close to U16 pin5
ICH_AZ_CODEC_SDOUT
12
R344
@R344
@
47_0402_5%~D
47_0402_5%~D
1
C416
@C416
@
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
2
A A
Place closely to Pin 13.
AUD_SENSE_A
+3.3V_RUN
12
R350
R350 100K_0402_5%~D
100K_0402_5%~D
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
Q38A
Q38A
1 2
R327 499K_0402_1%~DR327 499K_0402_1%~D
1 2
R828 499K_0402_1%~DR828 499K_0402_1%~D
ICH_AZ_CODEC_BITCLK<23>
1 2
R332 33_0402_5%~DR332 33_0402_5%~D
ICH_AZ_CODEC_SDOUT<23>
ICH_AZ_CODEC_SYNC<23> ICH_AZ_CODEC_RST#<23>
EMC Solution
BLM18BB221SN1D_0603~D
DMIC_CLK<19>
SPEAKER SET@
SPEAKER SET@
Part Number Description
Part Number Description
DAA00000R0L
DAA00000R0L
2
BLM18BB221SN1D_0603~D
1
150P_0402_50V8J~D
150P_0402_50V8J~D
2
PCB 03P LA-4051P REV0 M/B
PCB 03P LA-4051P REV0 M/B
39.2K_0402_1%~D
39.2K_0402_1%~D
20K_0402_1%~D
20K_0402_1%~D
12
12
R348
R348
61
3
Q38B
Q38B
4
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
C486
C486
R349
R349
5
ICH_AZ_CODEC_BITCLK ICH_AC_SDIN0_R ICH_AZ_CODEC_SDOUT
L75
L75
1 2
DMIC0<19>
AUD_EAPD<28>
12
+3.3V_RUN
DMIC_CLK_R
R346
R346
5.11K_0402_1%~D
5.11K_0402_1%~D 1000P_0402_50V7K~D
1000P_0402_50V7K~D
1
C417
C417
2
2
AUD_PC_BEEP
TRACE>15 mil
R328
R328 10K_0402_5%~D@
10K_0402_5%~D@
U16
U16
1
DVDD_CORE
9
DVDD_CORE
40
NC/OTP
3
DVDD_IO
6
HDA_BITCLK
8
HDA_SDI_CODEC
5
HDA_SDO
10
HDA_SYNC
11
HDA_RST#
46
DMIC_CLK
2
DMIC0/VOL_UP/GPIO1
4
DMIC1/VOL_DN/GPIO2
47
SPDIF_OUT_0_1/EAPD/GPIO0
48
SPDIF_OUT_0
43
GPIO5
44
GPIO6
45
SPDIF_OUT_1/GPIO7
7
DVSS
49
Thermal PAD GND
92HD71B7A5NLGXA1X8_QFN48_7x7~D
92HD71B7A5NLGXA1X8_QFN48_7x7~D
92HD71B
92HD71B
GPIO4/VREFOUT_E
AVDD AVDD
SENSE_A SENSE_B
PORT_A_L
PORT_A_R
PORT_B_L
PORT_B_R
VREFOUT_B
PORT_C_L
PORT_C_R
VREFOUT_C
PORT_D_L
PORT_D_R
PORT_E_L
PORT_E_R
PORT_F_L
PORT_F_R
GPIO3
PC_BEEP
MONO_OUT
CAP2
VREFFILT
AVSS AVSS
2
1
25 38
13 34
39 41 37
NC
21 22 28
23 24 29
35 36
14 15 31
16 17 30
18
NC
19
NC
20
NC
12
32
33 27
26 42
http://hobi-elektronika.net/
+VDDA
12
+3.3V_RUN
12
R355
R355 100K_0402_5%~D
100K_0402_5%~D
AUD_MIC_SWITCH <33>AUD_HP_NB_SENSE<28,33,37>
Place closely to Pin 34
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
1 2
27P_0402_50V8J~D
27P_0402_50V8J~D
12MHZ_18PF_1Y712000CE1J~D
12MHZ_18PF_1Y712000CE1J~D
C994
C994
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
1
C399
C399
2
AUD_SENSE_A AUD_SENSE_B
C77
C77
1000P_0402_50V7K~D
1000P_0402_50V7K~D
1 2 1 2
1000P_0402_50V7K~D
1000P_0402_50V7K~D
C78
C78
AUD_DOCK_MIC_IN_L AUD_DOCK_MIC_IN_R
AUD_DOCK_HP_OUT_L AUD_DOCK_HP_L_C AUD_DOCK_HP_OUT_R
AUD_PC_BEEP
CAP2
VREFFILT
1
C415
C415
C414
C414
2
10U_0805_10V6K~D
10U_0805_10V6K~D
AUD_SENSE_B
100K_0402_5%~D
100K_0402_5%~D
12
R353
R353
2
Q40A
Q40A
XTALO_12MHZ
+3.3V_RUN
47UH_CBMF1608T470K_10%~D
XTALI_12MHZ
27P_0402_50V8J~D
27P_0402_50V8J~D
2
C995
C995
1
+VDDA
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
10U_0805_10V6K~D
10U_0805_10V6K~D
@C400
@
1
1
2
AGND AGND
C401
C401
C400
2
AGND
AUD_HP_OUT_L <28> AUD_HP_OUT_R <28>
AUD_EXT_MIC_L <33> AUD_EXT_MIC_R <33>
+VREFOUT
C77/C78 close to U16
AUD_LINE_OUT_L <28> AUD_LINE_OUT_R <28>
C408 1U_0805_16V7K~DC408 1U_0805_16V7K~D
C409 1U_0805_16V7K~DC409 1U_0805_16V7K~D C410 0.22U_0805_16V7KC410 0.22U_0805_16V7K
C411 0.22U_0805_16V7KC411 0.22U_0805_16V7K
DOCK_MIC_IN_L_C
12
DOCK_MIC_IN_R_C
12
12
AUD_DOCK_HP_R_C
12
47UH_CBMF1608T470K_10%~D
12
L35
L35
AGND
reserve for SSM2603
+3.3V_RUN
12
@ R1073
@
10K_0402_5%~D
10K_0402_5%~D
12
R331
R331 10K_0402_5%~D
10K_0402_5%~D
R1091 200_0402_5%~DR1091 200_0402_5%~D
AUD_DOCK_MIC_IN_L_C
1 2
AUD_DOCK_MIC_IN_R_C
1 2
R1092 200_0402_5%~DR1092 200_0402_5%~D R340 200_0402_5%~DR340 200_0402_5%~D
AUD_DOCK_HP_L_R
1 2
AUD_DOCK_HP_R_R
1 2
200_0402_5%~D
200_0402_5%~D
R342
R342
Place close to U16
Layout Skill AGND short to GND
1
2
1U_0603_10V6K~D
1U_0603_10V6K~D
AGND
+VDDA
R347
R347
5.11K_0402_1%~D
5.11K_0402_1%~D
12
1000P_0402_50V7K~D
1000P_0402_50V7K~D
39.2K_0402_1%~D
39.2K_0402_1%~D
20K_0402_1%~D
20K_0402_1%~D
12
R351
R351
61
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
1
12
R352
R352
2
+3.3V_RUN+3.3V_RUN
C420
C420
3
5
Q40B
Q40B
4
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
12
R354
R354 100K_0402_5%~D
100K_0402_5%~D
+3.3V_RUN
+3.3V_RUN_I2S_AVDD
0.1U_0402_16V7K~D
0.1U_0402_16V7K~D
1
2
C398
C398
2
1
AGND
R1073
R308
R308
1 2
EN_I2S_NB_CODEC<37>
DOCK_MIC_DET <37>DOCK_HP_DET<37>
L18 BLM18EG601SN1D_2P~DL18 BLM18EG601SN1D_2P~D
4.7U_0603_6.3V4Z~D
4.7U_0603_6.3V4Z~D
0.1U_0402_16V7K~D
0.1U_0402_16V7K~D
@
@
2
C395
C395
C396
C396
1
C79 1000P_0402_50V7K~DC79 1000P_0402_50V7K~D
1 2 1 2
C81 1000P_0402_50V7K~DC81 1000P_0402_50V7K~D
C79/C81 close to U15
T59PAD~D T59PAD~D T60PAD~D T60PAD~D
+3.3V_RUN
R309
R309
1 2
10M_0402_5%~D
10M_0402_5%~D
10M_0402_5%~D
10M_0402_5%~D
AGND
+3.3V_RUN_I2S_VDD
12
0.1U_0402_16V7K~D
0.1U_0402_16V7K~D
4.7U_0603_6.3V4Z~D
4.7U_0603_6.3V4Z~D
0.1U_0402_16V7K~D
2
C481
C481
1
AUD_DOCK_HP_L_R AUD_DOCK_HP_R_R DAI_SMBCLK
DAI_SMBDATA XTALI_12MHZ
XTALO_12MHZ NC_MICIN
NC_MICBIAS
@
@
1 2
R330
R330
10K_0402_5%~D
10K_0402_5%~D
+3.3V_RUN
0.1U_0402_16V7K~D
0.1U_0402_16V7K~D
2
1
I2S_BCLK I2S_LRCLK I2S_DO I2S_12MHZ
R345
R345 1K_0402_5%~D
1K_0402_5%~D
+3.3V_RUN +3.3V_RUN
0.1U_0402_16V7K~D
0.1U_0402_16V7K~D
C418
C418
0.1U_0402_16V7K~D
1
2
C391
C391
2
1
AGND
10K_0402_5%~D
10K_0402_5%~D
12
R333
R333
1
2
DAI_SMBCLK
DAI_SMBDATA
For next version I2S. will disconnect SMBUS and PU. Need check the PU value.
C413
C413
U17
U17
16
VCC
2
1A
4
2A
6
3A
10
4A
12
5A
14
6A
1
OE1#
15
12
OE2#
CD74HC366M96_SO16~D
CD74HC366M96_SO16~D
2
@
@
5
1
1
P
NC
4
A2Y
G
74LVC1G14GV_SOT753-5~D
74LVC1G14GV_SOT753-5~D
3
U18
U18
R762 0_0402_5%~DR762 0_0402_5%~D
1
C393
C393
@
@
1 2
U15
U15
SSM2602
SSM2602
DCVDD3DVSS
18
AVDD
12
HPVDD
5
DBVDD
24
LLINEIN
23
RLINEIN
28
SCLK
27
SDIN
1
MCLK/XTI
2
XTO/ POR
22
MICIN
21
MICBIAS
25
MODE
26
CSB
20
VMID
SSM2602_LFCSP28_5X5~D
SSM2602_LFCSP28_5X5~D
C406
C406
4.7U_0603_6.3V6M~D
4.7U_0603_6.3V6M~D
AGND
+3.3V_RUN
2.2K_0402_5%~D
2.2K_0402_5%~D
12
R334
R334
+3.3V_RUN
3
3
1Y#
5
2Y#
7
3Y#
9
4Y#
11
5Y#
13
6Y#
8
GND
0.1U_0402_16V7K~D
0.1U_0402_16V7K~D
2
C419
C419
@
@
1
4
12
2
1
I2S_DI#
1
NC
4 19
AVSS
15
HPVSS
16
LOUT
17
ROUT
13
LHPOUT
14
RHPOUT
6
CLKOUT
7
BCLK
8
DACDAT
10
ADCDAT
9
DACLRC
11
ADCLRC
29
Thermal Pad
+3.3V_RUN
2.2K_0402_5%~D
2.2K_0402_5%~D R335
R335
5
4
Q36B
Q36B 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
DA204U_SOT323-3~D
DA204U_SOT323-3~D
DA204U_SOT323-3~D
DA204U_SOT323-3~D
2
3
@D18
@
@D17
@
D18
D17
1
+3.3V_RUN
3
@
@
1
5
@
@
P
A2Y
G
74LVC1G14GV_SOT753-5~D
74LVC1G14GV_SOT753-5~D
3
U19
U19
AGND
AUD_DOCK_MIC_IN_L_C AUD_DOCK_MIC_IN_R_C
NC_LHPOUT NC_RHPOUT
I2S_12MHZ I2S_BCLK I2S_DI#
I2S_DO I2S_LRCLK
NC_ADCLRC AGND
2
61
2
DA204U_SOT323-3~D
DA204U_SOT323-3~D
@D19
@
D19
CKG_SMBCLK <6,38,48>
CKG_SMBDAT <6,38,48>
2
3
1
Q36A
Q36A 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
3
3
1
2
D20
D20 DA204U_SOT323-3~D
DA204U_SOT323-3~D
T56 PAD~DT56 PAD~D T57 PAD~DT57 PAD~D
T61PAD~DT61PAD~D
DA204U_SOT323-3~D
DA204U_SOT323-3~D
@D55
@
D55
DAI_BCLK# <35> DAI_LRCK# <35> DAI_DO# <35> DAI_12MHZ# <35>
DAI_DI <35>
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
Azalia (HD) Codec
Azalia (HD) Codec
Azalia (HD) Codec
LA-4041P
LA-4041P
LA-4041P
27 56Friday, June 13, 2008
27 56Friday, June 13, 2008
27 56Friday, June 13, 2008
of
of
of
1.0
1.0
1.0
Page 28
5
+5V_SPK_AMP
AUD_NB_MUTE
AUD_EAPD<27>
AUD_LINE_OUT_L<27>
AUD_LINE_OUT_R<27>
AUD_HP_OUT_L<27>
AUD_HP_OUT_R<27>
100K_0402_5%~D
100K_0402_5%~D
Q42A
Q42A
Q42B
Q42B
AUD_HP_NB_SENSE
+5V_SPK_AMP
AUD_EAPD
+5V_SPK_AMP
R364
R364
1 2
61
2
3
5
4
12
R365
R365 100K_0402_5%~D
100K_0402_5%~D
AUD_HP_NB_SENSE<27,33,37>
D D
C C
B B
AUD_SPK_ENABLE#
AUD_EAPD<27>
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
AUD_NB_MUTE<37>
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
C421
C421
1 2
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
5
U20
U20
2
P
A
4
Y
1
B
G
74AHCT1G08GW_SOT353-5~D
74AHCT1G08GW_SOT353-5~D
3
C422
C422
1 2
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
5
U21
U21
2
P
A
4
Y
1
B
G
74AHCT1G08GW_SOT353-5~D
74AHCT1G08GW_SOT353-5~D
3
C434
C434
0 .033U_0805_50V7K~D
0 .033U_0805_50V7K~D
1 2
C435
C435
0 .033U_0805_50V7K~D
0 .033U_0805_50V7K~D
1 2
C436 10U_1206_25VAK~DC436 10U_1206_25VAK~D
1 2
1 2
R818 1K_0402_5%~DR818 1K_0402_5%~D
C437 10U_1206_25VAK~DC437 10U_1206_25VAK~D
1 2
1 2
R827 1K_0402_5%~DR827 1K_0402_5%~D
47P_0402_50V8J~D
47P_0402_50V8J~D
@C439
@
1
C439
2
RUN_ON AUD_AMP_MUTE#
4
R357
@R357
@
1 2
0_0402_5%~D
0_0402_5%~D
AUD_HP_EN
47P_0402_50V8J~D
47P_0402_50V8J~D
47P_0402_50V8J~D
47P_0402_50V8J~D
@C441
@
@C440
@
1
1
C441
C440
2
2
+5V_SPK_AMP
+5V_SPK_AMP
1 2
R368 0_0402_5%~DR368 0_0402_5%~D
See Note 2
47P_0402_50V8J~D
47P_0402_50V8J~D
@C442
@
1
C442
2
1
2
12
10U_0805_10V6K~D
10U_0805_10V6K~D
C444
C444
R367
R367 100K_0402_5%~D
100K_0402_5%~D
@
@
3
L19
L19
BLM21PG600SN1D_0805~D
BLM21PG600SN1D_0805~D
CPVSS13HPVSS
1 2
+5V_SPK_AMP
8
18
30
VDD
SPVDD
SPVDD
ROUT+
HP_OUTL
HP_OUTR
SPKR_LIN-
REG_OUT
SPKR_RIN-
SPGND21SPGND
SGND
TP
5
28
33
Place Close to Audio Chip Place Close to Audio Chip
1U_0603_10V6K~D
1U_0603_10V6K~D
0.1U_0402_10V7K~D
2
C428
C428
1
C1P C1N
C446
C446
C450
C450 1U_0603_10V6K~D
1U_0603_10V6K~D
1
2
0.1U_0402_10V7K~D
3
2
27
26
24
23 22 25
17
9
10 12 11
+CPVSS
12
C429
C429
U22
U22
SPKR_LIN+
SPKR_RIN+
HP_INL
HP_INR
BYPASS
/SPKR_EN HP_EN REG_EN
HPVDD
CPVDD
C1P C1N CPGND
14
8mil
1U_0603_10V6K~D
1U_0603_10V6K~D
2
C427
C427
1
SPKR_INL_C INT_SPK_L1
SPKR_INR_C
HP_INL_C
HP_INR_C
1 2
C438 1U_0603_10V6K~DC438 1U_0603_10V6K~D
AUD_SPK_ENABLE# AUD_HP_EN AUD_AMP_MUTE#
1U_0603_10V6K~D
1U_0603_10V6K~D
2
C445
C445
1U_0603_10V6K~D
1
1U_0603_10V6K~D
12
2
R363
R363
1
1M_0402_1%~D
1M_0402_1%~D
TPA6040A4RHBR_QFN32_5X5~D
TPA6040A4RHBR_QFN32_5X5~D
LOUT+
LOUT-
ROUT-
GAIN0 GAIN1
+5V_RUN
1U_0603_10V6K~D
1U_0603_10V6K~D
2
C430
C430
1
6
INT_SPK_L2
7
INT_SPK_R1
20
INT_SPK_R2
19
HP_SPK_L1
16
HP_SPK_R1
15
AUD_GAIN1
31
AUD_GAIN2
32
4
29
SET
1
0_0402_5%~D
0_0402_5%~D
12
@
@
See Note 2
W=40mils
10U_0805_10V6K~D
10U_0805_10V6K~D
1
C431
C431
2
R362 0_0402_5%~D@ R362 0_0402_5%~D@
1 2
1 2
0.033U_0402_16V7K~D
0.033U_0402_16V7K~D
0.033U_0402_16V7K~D
0.033U_0402_16V7K~D
2
R366
R366
1
C443
C443
C449
C449
2
1
+5V_SPK_AMP
10U_0805_10V6K~D
10U_0805_10V6K~D
1U_0603_10V6K~D
1U_0603_10V6K~D
1
C432
C432
2
HP_SPK_L1 <33>
HP_SPK_R1 <33>
See Note 2
1U_0603_10V6K~D
1U_0603_10V6K~D
2
C447
C447
1
SPEAKER_DET#<24>
C433
C433
RUN_ON <19,37,40,41>
1U_0603_10V6K~D
1U_0603_10V6K~D
+VDDA
MINIMAM 150 mA
2
C448
C448
1
2
15 mils trace
INT_SPK_R1 INT_SPK_R2 INT_SPK_L1 INT_SPK_L2
1
2
1
Speaker Connector
100P_0402_50V8J~D
100P_0402_50V8J~D
100P_0402_50V8J~D
100P_0402_50V8J~D
100P_0402_50V8J~D
@C423
@
@C424
@
1
C423
C424
2
100P_0402_50V8J~D
100P_0402_50V8J~D
100P_0402_50V8J~D
@C426
@
@C425
@
1
1
C426
C425
2
2
Gain Setting
+5V_SPK_AMP
100K_0402_5%~D
100K_0402_5%~D
100K_0402_5%~D
100K_0402_5%~D
12
@R359
@
12
R358
R358
R359
JSPK1
JSPK1
1
1
2
2
3
3
4
4
5
5
6
6
7
GND
8
GND
MOLEX_53780-0670~D
MOLEX_53780-0670~D
See Note 1
AUD_GAIN1 AUD_GAIN2
100K_0402_5%~D
100K_0402_5%~D
100K_0402_5%~D
100K_0402_5%~D
@R360
@
12
12
R361
R361
R360
See Note 1
GAIN1 INPUTAV(inv)GAIN2
0
0
1
*
6dB
0
10dB
1
15.6dB
0
21.6dB
11
IMPEDANCE
82K ohm
66K ohm
45K ohm
26K ohm
See Note 2
R367 R368
@
@
*
TPA6040 9789A
R362 R366
@@
C443 C449
@@
A A
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
5
4
3
2
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc. AMP and PHONE JACK
AMP and PHONE JACK
AMP and PHONE JACK
LA-4041P
LA-4041P
LA-4041P
28 56Friday, June 13, 2008
28 56Friday, June 13, 2008
28 56Friday, June 13, 2008
1
of
of
of
Page 29
5
D D
PCIE_IRX_GLANTX_P6_C
PCIE_IRX_GLANTX_P6<24>
PCIE_IRX_GLANTX_N6<24>
PCIE_ITX_GLANRX_P6_C<24> PCIE_ITX_GLANRX_N6_C<24>
LAN_CLK<23>
LAN_RSTSYNC<23>
LAN_TX0<23> LAN_TX1<23> LAN_TX2<23>
LAN_RX0<23> LAN_RX1<23>
C C
B B
A A
LAN_RX2<23>
LOM_ACTLED_YEL#<30>
LOM_SPD100LED_ORG#<30>
LOM_SPD10LED_GRN#<30>
LAN_DISABLE#<24>
LAN_DISABLE#_R<37>
25MHZ_18PF_1BX25000CK1D~D
25MHZ_18PF_1BX25000CK1D~D
2
C475
C475 27P_0402_50V8J~D
27P_0402_50V8J~D
1
Need to ensure crystal at least 300uW max power drive-level
R373 0_0402_5%~D@R373 0_0402_5%~D@
1 2
0_0402_5%~D
0_0402_5%~D
1 2
R379 0_0402_5%~DR379 0_0402_5%~D
1 2
12
C451 0.1U_0402_10V7K~DC451 0.1U_0402_10V7K~D
PCIE_IRX_GLANTX_N6_C
12
C452 0.1U_0402_10V7K~DC452 0.1U_0402_10V7K~D
1 2
R369 33_0402_5%~DR369 33_0402_5%~D
R372 4.99K_0402_1%~DR372 4.99K_0402_1%~D
1 2
R376
R376
12
1K_0402_5%~D
1K_0402_5%~D
R934
@R934
@
Y2
Y2
1 2
R378 10K_0402_5%~DR378 10K_0402_5%~D
12
LAN_TEST_P LAN_TEST_N
XTALO XTALI
XTALO
XTALI
2
C476
C476 27P_0402_50V8J~D
27P_0402_50V8J~D
1
U23
U23
52
GLAN_TXP
53
GLAN_TXN
55
GLAN_RXP
56
GLAN_RXN
45
JKCLK
50
JRSTSYNC
42
JTXD_0
43
JTXD_1
44
JTXD_2
47
JRXD_0
48
JRXD_1
49
JRXD_2
4
LED_0
2
LED_1
1
LED_2
15
RSET
12
IEEE_TEST_P
13
IEEE_TEST_N
34
DIS_REG10
37
LAN_DISABLE_N
36
TEST_EN
9
XTAL2
10
XTAL1
MA use internal 1V,NOT external solutions. 82567LM: B0 version: 1.05V A1 version: 1V
4
VDDO_33_46 AVDD_33_28
DVDD_10_33 DVDD_10_38
AVDD_18_11 AVDD_18_14 AVDD_18_19 AVDD_18_18 AVDD_18_24 AVDD_18_25 AVDD_18_41 AVDD_18_54 AVDD_18_32 AVDD_18_30
RESERVED_NC
JTAG_TMS39JTAG_TCK40JTAG_TRST35JTAG_TDI7JTAG_TDO
82567LM_QFN56~D
82567LM_QFN56~D
6
JTAG_TDO_LAN JTAG_TDI_LAN JTAG_TMS_LAN JTAG_TCK_LAN JTAG_TRST_LAN
MDI_N_0
MDI_P_0
MDI_N_1
MDI_P_1
MDI_N_2
MDI_P_2
MDI_N_3
MDI_P_3
VDDO_33_3
DVDD_10_5 DVDD_10_8
CTRL18 CTRL10
GND_PAD
3
LAN_TX0-
26 27
22 23
20 21
16 17
3 46 28
5 8 33 38
11 14 19 18 24 25 41 54 32 30
29 31
51
http://hobi-elektronika.net/
57
T145 PAD~DT145 PAD~D T146 PAD~DT146 PAD~D T147 PAD~DT147 PAD~D T148 PAD~DT148 PAD~D T149 PAD~DT149 PAD~D
LAN_TX0+ LAN_TX1-
LAN_TX1+ LAN_TX2-
LAN_TX2+LAN_CLK_R LAN_TX3-
LAN_TX3+
LAN_TX0- <30> LAN_TX0+ <30>
LAN_TX1- <30> LAN_TX1+ <30>
LAN_TX2- <30> LAN_TX2+ <30>
LAN_TX3- <30> LAN_TX3+ <30>
+1V_LAN_M
+1.8V_LAN_M
REGCTL_PNP18
2
1
+3.3V_LAN
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
C463
C463
4.7U_0603_6.3V4Z~D
4.7U_0603_6.3V4Z~D
2
C464
C464
1
+3.3V_LAN
4.7U_0603_6.3V4Z~D
4.7U_0603_6.3V4Z~D
C482
C482
1
2
DOCKED
DOCKED<30,37>
4.7U_0603_6.3V4Z~D
4.7U_0603_6.3V4Z~D
2
C453
C453
1
Trace=12mil
REGCTL_PNP18
+LOM_VCT = 2.5V (WO/Docking) = 2.65V (W/Docking)
VOUT = 1.204 (1+R1/R2), where R1 = R1017 + R1018, R2 = R1019
1
VIN
2
GND
3
EN
B
B
2
12
R1020
R1020 10K_0402_5%~D
10K_0402_5%~D
+3.3V_ALW
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
C454
C454
8
ENAB_3VLAN<40>
R374
R374
5.1K_0402_5%~D
5.1K_0402_5%~D
Q50
Q50
5 4
ADJ
7 5
R370
R370
1
VOUT
TPS73601
TPS73601
E
E
3
Q146
Q146
MMBT3906WT1G_SC70-3~D
MMBT3906WT1G_SC70-3~D
C
C
1
Q44
Q44 STS11NF30L_SO8~D
STS11NF30L_SO8~D
4
+3.3V_LAN
12
12
R371
R371
2_1210_5%~D
2_1210_5%~D
+3.3V_LAN_R
12
3
1
Q45
Q45 BCP69_SOT223~D
BCP69_SOT223~D
2
4
12
R1017
R1017
4.64K_0402_1%
4.64K_0402_1%
12
R1018
R1018
39.2K_0402_1%~D
39.2K_0402_1%~D
12
R1019
R1019
36.5K_0402_1%~D
36.5K_0402_1%~D
1 2 36
2_1210_5%~D
2_1210_5%~D
1
2
2
Trace=12mil
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
10U_0805_10V4Z~D
10U_0805_10V4Z~D
C466
C466
1
C465
C465
2
+1.8V_LAN_M
10U_0805_10V4Z~D
10U_0805_10V4Z~D
C474
C474
1
2
+LOM_VCT
4.7U_0603_6.3V4Z~D
4.7U_0603_6.3V4Z~D C483
C483
1
2
1
2
10U_0805_10V4Z~D
10U_0805_10V4Z~D
1
2
+1.8V_LAN_M
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
C484
C484
Layout Notice : Place as close chip as possible.
4.7U_0603_6.3V4Z~D
4.7U_0603_6.3V4Z~D
4.7U_0603_6.3V4Z~D
4.7U_0603_6.3V4Z~D
2
2
C456
C456
C457
C455
C455
C457
1
1
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
10U_0805_10V4Z~D
10U_0805_10V4Z~D
2
1
C468
C468
C467
C467
1
2
+1V_LAN_M
Follow 82567 schematic chiplist that VCC_1.0 for external use 10uF XR5 *2 and
0.1uF *2 for internal use 4.7uF X5R *2 and 0.1uF *3
2
1
2
1
1
2
+3.3V_LAN
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
C458
C458
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
C469
C469
4.7U_0805_10V4Z~D
4.7U_0805_10V4Z~D
C477
C477
1
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
C459
C459
1
470P_0402_50V7K~D
4.7U_0603_6.3V4Z~D
4.7U_0603_6.3V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
2
C471
C471
C470
C470
1
1
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
4.7U_0805_10V4Z~D
4.7U_0805_10V4Z~D
2
1
C478
C478
C479
C479
1
2
470P_0402_50V7K~D
470P_0402_50V7K~D
470P_0402_50V7K~D
1
1
C473
C473
C472
C472
2
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
2
C217
C217
C314
C314
1
1
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
5
4
3
2
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
LAN-82567LM
LAN-82567LM
LAN-82567LM
LA-4041P
LA-4041P
LA-4041P
29 56Friday, June 13, 2008
29 56Friday, June 13, 2008
29 56Friday, June 13, 2008
1
1.0
1.0
1.0
of
of
of
Page 30
5
D D
4
3
2
1
+3.3V_LAN
LAN_TX0-<29> LAN_TX0+<29>
C C
LAN_TX1-<29> LAN_TX1+<29>
LAN_TX2-<29> LAN_TX2+<29>
LAN_TX3-<29> LAN_TX3+<29>
DOCKED<29,37>
Layout Notice : Place bead as close PI3L500 as possible
1 2
L20 22NH_0603CS-360EJTS_5%_0603~DL20 22NH_0603CS-360EJTS_5%_0603~D
LAN_TX0+
1 2
L21 22NH_0603CS-360EJTS_5%_0603~DL21 22NH_0603CS-360EJTS_5%_0603~D
LAN_TX1-
1 2
L22 22NH_0603CS-360EJTS_5%_0603~DL22 22NH_0603CS-360EJTS_5%_0603~D
1 2
L23 22NH_0603CS-360EJTS_5%_0603~DL23 22NH_0603CS-360EJTS_5%_0603~D
LAN_TX2-
1 2
L24 22NH_0603CS-360EJTS_5%_0603~DL24 22NH_0603CS-360EJTS_5%_0603~D
LAN_TX2+
1 2
L25 22NH_0603CS-360EJTS_5%_0603~DL25 22NH_0603CS-360EJTS_5%_0603~D
LAN_TX3-
1 2
L26 22NH_0603CS-360EJTS_5%_0603~DL26 22NH_0603CS-360EJTS_5%_0603~D
LAN_TX3+
1 2
L27 22NH_0603CS-360EJTS_5%_0603~DL27 22NH_0603CS-360EJTS_5%_0603~D
DOCKED
FROM NIC DOCKED
B B
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
C461
C461
1
LAN_TX0-RLAN_TX0­LAN_TX0+R
LAN_TX1-R LAN_TX1+RLAN_TX1+
LAN_TX2-R LAN_TX2+R
LAN_TX3-R LAN_TX3+R
1: TO DOCK 0: TO RJ45
12
0.1U_0402_16V4Z~D
2
C462
C462
1
56
U25
U25
2
A0
3
A1
7
A2
8
A3
11
A4
12
A5
14
A6
15
A7
17
SEL
19
LED0
20
LED1
54
LED2
5
NC
57
PAD_GND
GND01GND16GND29GND313GND416GND521GND624GND728GND833GND939GND1044GND1149GND1253GND13
+3.3V_LAN
10K_0402_5%~D
10K_0402_5%~D
10K_0402_5%~D
10K_0402_5%~D
10K_0402_5%~D
@R392
@
R392
10K_0402_5%~D
12
12
@R393
@
@R394
@
R393
R394
LAN ANALOG SWITCH
48
0B1
VDD04VDD110VDD218VDD327VDD438VDD550VDD6
47
1B1
43
2B1
42
3B1
37
4B1
36
5B1
32
6B1
31
7B1
22
0LED1
23
1LED1
52
2LED1
46
0B2
45
1B2
41
2B2
40
3B2
35
4B2
34
5B2
30
6B2
29
7B2
25
0LED2
26
1LED2
51
2LED2
PI3L500-AZFEX_TQFN56~D
PI3L500-AZFEX_TQFN56~D
55
SW_LAN_TX0­SW_LAN_TX0+
SW_LAN_TX1­SW_LAN_TX1+
SW_LAN_TX2­SW_LAN_TX2+
SW_LAN_TX3­SW_LAN_TX3+
LAN_LEDACT# LINK_LED10# LINK_LED100#
DOCK_LOM_TRD0­DOCK_LOM_TRD0+
DOCK_LOM_TRD1­DOCK_LOM_TRD1+
DOCK_LOM_TRD2­DOCK_LOM_TRD2+
DOCK_LOM_TRD3­DOCK_LOM_TRD3+
DOCK_LOM_ACTLED_YEL# DOCK_LOM_SPD10LED_GRN# DOCK_LOM_SPD100LED_ORG#
SW_LAN_TX0- <33> SW_LAN_TX0+ <33>
SW_LAN_TX1- <33> SW_LAN_TX1+ <33>
SW_LAN_TX2- <33> SW_LAN_TX2+ <33>
SW_LAN_TX3- <33> SW_LAN_TX3+ <33>
LAN_LEDACT# <33> LINK_LED10# <33> LINK_LED100# <33>
DOCK_LOM_TRD0- <35> DOCK_LOM_TRD0+ <35>
DOCK_LOM_TRD1- <35> DOCK_LOM_TRD1+ <35>
DOCK_LOM_TRD2- <35> DOCK_LOM_TRD2+ <35>
DOCK_LOM_TRD3- <35> DOCK_LOM_TRD3+ <35>
DOCK_LOM_ACTLED_YEL# <35> DOCK_LOM_SPD10LED_GRN# <35> DOCK_LOM_SPD100LED_ORG# <35>
TO DOCK
2
C460
C460
1
LOM_ACTLED_YEL#<29> LOM_SPD10LED_GRN#<29> LOM_SPD100LED_ORG#<29>
LOM_ACTLED_YEL# LOM_SPD10LED_GRN# LOM_SPD100LED_ORG#
A A
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
5
4
3
2
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc. LAN TRANSFOMER
LAN TRANSFOMER
LAN TRANSFOMER
LA-4041P
LA-4041P
LA-4041P
30 56Friday, June 13, 2008
30 56Friday, June 13, 2008
30 56Friday, June 13, 2008
1
1.0
1.0
1.0
of
of
of
Page 31
5
U26A
U26A
R5C847-CSP208Q
PCI_AD[0..31]<22>
+3.3V_RUN
D D
C C
B B
1 2
R400 10K_0402_5%~DR400 10K_0402_5%~D
1 2
R402 100K_0402_5%~DR402 100K_0402_5%~D
1 2
R405 10K_0402_5%~DR405 10K_0402_5%~D
+3.3V_RUN_PHY
1 2
R404 0_0402_5%~DR404 0_0402_5%~D
1 2
R406 10K_0402_5%~DR406 10K_0402_5%~D
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D 10K_0402_1%~D
10K_0402_1%~D
C513
C513
2
1
1 2
R417
R417
CB_HWSPND# CBS_SPK UDIO3
CPS
UDIO4
PCI_PAR<22>
PCI_C_BE0#<22> PCI_C_BE1#<22> PCI_C_BE2#<22>
PCI_AD17 CBS_IDSEL
PCI_C_BE3#<22>
1 2
R409 100_0402_5%~DR409 100_0402_5%~D
PCI_REQ1#<22>
PCI_GNT1#<22> PCI_FRAME#<22> PCI_IRDY#<22> PCI_TRDY#<22> PCI_DEVSEL#<22> PCI_STOP#<22>
PCI_PERR#<22>
PCI_SERR#<22>
PCI_RST#<22>
CLK_PCI_PCM<6>
CLKRUN#<24,37,38>
CB_HWSPND#<37>
PCI_PIRQD#<22> PCI_PIRQB#<22> PCI_PIRQC#<22>
IRQ_SERIRQ<24,36,37,38>
PCI_AD0 PCI_AD1 PCI_AD2 PCI_AD3 PCI_AD4 PCI_AD5 PCI_AD6 PCI_AD7 PCI_AD8 PCI_AD9 PCI_AD10 PCI_AD11 PCI_AD12 PCI_AD13 PCI_AD14 PCI_AD15 PCI_AD16 PCI_AD17 PCI_AD18 PCI_AD19 PCI_AD20 PCI_AD21 PCI_AD22 PCI_AD23 PCI_AD24 PCI_AD25 PCI_AD26 PCI_AD27 PCI_AD28 PCI_AD29 PCI_AD30 PCI_AD31
PCI_PAR PCI_C_BE0# PCI_C_BE1# PCI_C_BE2# PCI_C_BE3#
PCI_REQ1# PCI_GNT1# PCI_FRAME# PCI_IRDY# PCI_TRDY# PCI_DEVSEL# PCI_STOP# PCI_PERR# PCI_SERR#
CBUS_GRST# CLK_PCI_PCM
CLKRUN# CB_HWSPND#
UDIO3 UDIO4
CBS_SPK TPAP0
TPAN0 TPBP0 TPBN0 TPBIAS0 CPS CBVREF CBREXT R5C847XI R5C847XO
close to U26
CLK_PCI_PCM
@
@
10_0402_5%~D
10_0402_5%~D
12
R418
R418
A A
PCI_CBS_TERM
2
C517
C517
1
@
@
4.7P_0402_50V8C~D
4.7P_0402_50V8C~D
+3.3V_RUN
12
1
2
5
100K_0402_5%~D
100K_0402_5%~D
R420
R420
CBUS_GRST#
1U_0603_10V4Z~D
1U_0603_10V4Z~D
C516
C516
R5C847-CSP208Q
W12
AD0
V12
AD1
T12
AD2
W11
AD3
V11
AD4
T11
AD5
W9
AD6
V9
AD7
R9
AD8
W8
AD9
V8
AD10
T8
AD11
R8
AD12
W7
AD13
V7
AD14
T7
AD15
V1
AD16
U1
AD17
U2
AD18
T1
AD19
T2
AD20
R1
AD21
R2
AD22
R4
AD23
P4
AD24
P5
AD25
N1
AD26
N2
AD27
N4
AD28
N5
AD29
M1
AD30
M2
AD31
V6
PAR
T9
C/BE0#
W6
C/BE1#
W2
C/BE2#
P2
C/BE3#
P1
IDSEL
M4
REQ#
M5
GNT#
V3
FRAME#
V4
IRDY#
W4
TRDY#
T5
DEVSEL#
V5
STOP#
W5
PERR#
T6
SERR#
G2
GBRST#
L4
PCIRST#
K1
PCICLK
L5
CLKRUN#
F2
HWSPND#
J2
INTA#
K4
INTB#
K2
INTC#
J4
UDIO0/SRIRQ#
H1
UDIO1
H2
UDIO2
H4
UDIO3
H5
UDIO4
G1
UDIO5
G4
RI_OUT#/PME#
F1
SPKROUT#
B12
TPAP0
A12
TPAN0
B13
TPBP0
A13
TPBN0
D12
TPBIAS0
D11
CPS
D13
VREF
B14
REXT
A16
XI
B16
XO
A14
FIL0
W14
USBDM
V14
USBDP
F4
TEST1
R7
TEST2
R5C847-CSP208Q_CSP208~D
R5C847-CSP208Q_CSP208~D
12
C514
C514 27P_0402_50V8J~D
27P_0402_50V8J~D 22P_0402_50V8J~D
22P_0402_50V8J~D C515
C515
VPPEN0 SDCLK/MMCCLK
1 2
12
Close to Pin A16,B16
1 2
R411 100K_0402_5%~DR411 100K_0402_5%~D
1 2
R412 100K_0402_5%~D@R412 100K_0402_5%~D@
4
CDATA10/CAD31
CDATA9/CAD30 CDATA1/CAD29 CDATA8/CAD28 CDATA0/CAD27
CADR0/CAD26 CADR1/CAD25 CADR2/CAD24 CADR3/CAD23 CADR4/CAD22 CADR5/CAD21 CADR6/CAD20
CADR25/CAD19
CADR7/CAD18 CADR24/CAD17 CADR17/CAD16
IOWR#/CAD15
CADR9/CAD14
IORD#/CAD13
CADR11/CAD12
PCI I/F
PCI I/F
OE#/CAD11
CE2#/CAD10
CADR10/CAD9 CDATA15/CAD8
CDATA7/CAD7 CDATA13/CAD6
CDATA6/CAD5 CDATA12/CAD4
CDATA5/CAD3 CDATA11/CAD2
CDATA4/CAD1
CDATA3/CAD0
REG#/CCBE3#
CADR12/CCBE2#
CADR8/CCBE1#
CE1#/CCBE0#
CADR13/CPAR
CADR23/CFRAME#
CADR22/CTRDY#
CADR15/CIRDY#
CADR20/CSTOP#
CADR21/CDEVSEL#
CADR19
CADR14/CPERR#
WAIT#/CSERR#
16 bit PC card I/F
16 bit PC card I/F
INPACK#/CREQ#
WE#/CGNT#
BVD1/CSTSCHG
WP/CCLKRUN#
RST&
CLK
RST&
CLK
AUDIO
AUDIO
X3
X3
24.576MHz_16P_1BG24576CKIA~D
24.576MHz_16P_1BG24576CKIA~D
R421 0_0402_5%~DR421 0_0402_5%~D
CADR16/CCLK
READY/CINT#
RESET/CRST#
BVD2/CAUDIO
CD1#/CCD1# CD2#/CCD2#
INT &
INT &
1394 I/F
1394 I/F
USB TEST
USB TEST
VS1#/CVS1 VS2#/CVS2
CDATA14
VCC5EN# VCC3EN#
Media Card I/F
Media Card I/F
R5C847XI
R5C847XO
12
4
CDATA2 CADR18 VPPEN0 VPPEN1
MDIO00 MDIO01 MDIO02 MDIO03 MDIO04 MDIO05 MDIO06 MDIO07 MDIO08 MDIO09 MDIO10 MDIO11 MDIO12 MDIO13 MDIO14 MDIO15 MDIO16 MDIO17 MDIO18 MDIO19
B19 C18 D19 D18 E19 E16 F18 F15 G18 G15 H18 H15 J18 J16 J15 P16 P19 R19 P18 R18 T19 T18 U19 U18 W17 V17 W16 V16 W15 V15 T15 R14
F16 K18 P15 V19 N15 K16 L16 K15 M16 L18 N19 N18 G16 G19 M15 E18 A18 L19 M18 H19 F19
T14 D15 R16 H16
W18 C19 N16 V13 W13 R13 T13
B1 A2 A3 B3 B4 A5 B5 D5 A6 B6 D6 E6 A7 B7 D7 E7 A8 B8 D8 E8
CBS_CAD15 CBS_CAD13
CBS_CC/BE3# CBS_CC/BE2# CBS_CC/BE1# CBS_CC/BE0# CBS_CPAR CBS_CFRAME# CBS_CTRDY# CBS_CIRDY# CBS_CSTOP# CBS_CDEVSEL# CBS_CBLOCK# CBS_CPERR# CBS_CSERR# CBS_CREQ# CBS_CGNT# CBS_CSTSCHNG CBS_CCLKRUN# CBS_CCLK_R CBS_CINT# CBS_CRST# CBS_CAUDIO
CBS_CCD1# CBS_CCD2# CBS_CVS1 CBS_CVS2
CBS_DATA14 CBS_DATA2 CBS_DATA18 VPPEN0 VPPEN1 VCC5EN# VCC3EN#
SDCD#/MMCCD#
SDWP# CARD_PWR
MDIO07 SDCMD/MMCCMD SDCLK/MMCCLK SDDAT0/MMCDAT0 SDDAT1/MMCDAT1 SDDAT2/MMCDAT2 SDDAT3/MMCDAT3 MMCDAT4 MMCDAT5 MMCDAT6 MMCDAT7
CBS_CAD31 <32> CBS_CAD30 <32> CBS_CAD29 <32> CBS_CAD28 <32> CBS_CAD27 <32> CBS_CAD26 <32> CBS_CAD25 <32> CBS_CAD24 <32> CBS_CAD23 <32> CBS_CAD22 <32> CBS_CAD21 <32> CBS_CAD20 <32> CBS_CAD19 <32> CBS_CAD18 <32> CBS_CAD17 <32> CBS_CAD16 <32> CBS_CAD15 <32> CBS_CAD14 <32> CBS_CAD13 <32> CBS_CAD12 <32> CBS_CAD11 <32> CBS_CAD10 <32> CBS_CAD9 <32> CBS_CAD8 <32> CBS_CAD7 <32> CBS_CAD6 <32> CBS_CAD5 <32> CBS_CAD4 <32> CBS_CAD3 <32> CBS_CAD2 <32> CBS_CAD1 <32> CBS_CAD0 <32>
CBS_CC/BE3# <32> CBS_CC/BE2# <32> CBS_CC/BE1# <32> CBS_CC/BE0# <32> CBS_CPAR <32> CBS_CFRAME# <32> CBS_CTRDY# <32> CBS_CIRDY# <32> CBS_CSTOP# <32> CBS_CDEVSEL# <32> CBS_CBLOCK# <32> CBS_CPERR# <32> CBS_CSERR# <32> CBS_CREQ# <32> CBS_CGNT# <32> CBS_CSTSCHNG <32>
CBS_CCLKRUN# <32> CBS_CINT# <32> CBS_CAUDIO <32> CBS_CCD1# <32>
CBS_CCD2# <32> CBS_CVS1 <32> CBS_CVS2 <32>
CBS_DATA14 <32>
CBS_DATA2 <32>
CBS_DATA18 <32>
12
R414 0_0402_5%~DR414 0_0402_5%~D R416 27_0402_5%R416 27_0402_5%
SDCLK/MMC_CLK_R
1 2
R416/C397 close to R5C847
For MMC PLUS
CARD_PWR
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
2
3
TPBIAS0
TPAP0 TPAN0
TPBP0 TPBN0
56.2_0402_1%~D
56.2_0402_1%~D
270P_0402_50V7K~D
270P_0402_50V7K~D
R403
R403
C494
C494
56.2_0402_1%~D
56.2_0402_1%~D
12
12
R398
R398
12
12
Z3008
2
1
1 2
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
56.2_0402_1%~D
56.2_0402_1%~D
1
R399
R399
C492
C492
2
R401
R401
56.2_0402_1%~D
56.2_0402_1%~D
R407
R407
5.1K_0402_1%~D
5.1K_0402_1%~D
2
0.33U_0603_10V7K~D
0.33U_0603_10V7K~D
1
C493
C493
2
Close to U26
must have clean layout
12
R410
R410
22_0402_5%~D
22_0402_5%~D
1 2
C501
@C501
@
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
CBS_CCD1#
CBS_CCD2#
1
C397
C397 33P_0402_50V8J~D
33P_0402_50V8J~D
2
U28
U28
5
IN
4
EN
TPS2051BDBVR_SOT23-5~D
TPS2051BDBVR_SOT23-5~D
C509
C509
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
1
OUT
2
GND
3
OC#
3
CBS_CCLK <32> CBS_CRST# <32>
C502
C502
12
270P_0402_50V7K~D
270P_0402_50V7K~D
C503
C503
12
270P_0402_50V7K~D
270P_0402_50V7K~D
+3.3V_RUN_CARD+3.3V_RUN
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
1
2
C505
C505
2
1
1U_0603_10V4Z~D
1U_0603_10V4Z~D
150K_0402_5%~D
150K_0402_5%~D
C506
C506
1 2
Close to JSD1Close to JSD1
+3.3V_RUN +CBS_VCC
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
+5V_RUN
1
C495
C495
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
1
2
2
R413
R413
2
LID_CL#<37,42>
C498
C498
1
JS1394
JS1394
1
1
2
2
3
3
4
4
5
5
6
6
7
1394_DET#<24>
PWR_BTN_BD_DET#<37>
SNIFFER_BLUE<42>
SNIFFER_YELLOW<42> SNIFFER_PWR_SW#<38> WIRELESS_ON#/OFF<37>
INSTANT_ON_SW#<37,38>
POWER_SW#_MB<38,39>
BREATH_BLUE_LED_IO<42>
2
1
VPPEN0 VPPEN1
VCC3EN# VCC5EN#
1394_DET# PWR_BTN_BD_DET# SNIFFER_BLUE SNIFFER_YELLOW SNIFFER_PWR_SW# WIRELESS_ON#/OFF INSTANT_ON_SW# POWER_SW#_MB BREATH_BLUE_LED_IO
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
+3.3V_ALW
C685
C685
U27
U27
11
VCC3IN
13
VCC5IN
15
VCC5IN
3
EN0
4
EN1
2
VCC3_EN
1
VCC5_EN
5
FLG
16
GND
R5531V002-E2-FA_SSOP16~D
R5531V002-E2-FA_SSOP16~D
+3.3V_ALW_ICH
SD_DET#<24>
+3.3V_RUN_CARD
9
VCCOUT
14
VCCOUT
12
VCCOUT
8
VPPOUT
7
NC
6
NC
10
NC
SD_DET# SDWP# SDCD#/MMCCD# SDDAT1/MMCDAT1 SDDAT0/MMCDAT0 MMCDAT7 MMCDAT6
SDCLK/MMC_CLK_R
MMCDAT5 SDCMD/MMCCMD MMCDAT4 SDDAT3/MMCDAT3 SDDAT2/MMCDAT2
+CBS_VPP
R910
R910 100K_0402_5%~D
100K_0402_5%~D
1 2
7
8
8
9
9
10
10
11
11
12
12
13
13
14
14
15
15
16
16
17
17
18
18
19
19
20
20
21
GND1
22
GND2
TYCO_2-1734820-0_20P-T
TYCO_2-1734820-0_20P-T
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
@ C500
@
1
2
C499
C499
C500
2
1
JSD1
JSD1
1 2 3 4 5 6 7 8 9
10 11 12 13 14 15 16
17 18
TYCO_1-1775737-6
TYCO_1-1775737-6
10U_0805_10V4Z~D
10U_0805_10V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
@ C497
@
1
1
C497
C496
C496
2
2
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
G1 G2
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc. CardBus Controller(R5C843)
CardBus Controller(R5C843)
CardBus Controller(R5C843)
LA-4041P
LA-4041P
LA-4041P
1
31 56Friday, June 13, 2008
31 56Friday, June 13, 2008
31 56Friday, June 13, 2008
of
of
of
Page 32
5
4
3
2
1
+3.3V_RUN
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
10U_0805_10V4Z~D
10U_0805_10V4Z~D
1
1
C520
C520
C519
C519
2
1
2
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
C534
C534
2
+3.3V_RUN
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
1
2
C535
C535
10U_0805_10V4Z~D
10U_0805_10V4Z~D
C531
C531
1
2
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
1
C536
C536
1
2
2
CBS_CC/BE0#<31>
CBS_CC/BE1#<31> CBS_CPERR#<31>
CBS_CGNT#<31> CBS_CINT#<31>
CBS_CIRDY#<31> CBS_CC/BE2#<31>
CBS_CCLKRUN#<31>
5
D D
+3.3V_RUN
10U_0805_10V4Z~D
10U_0805_10V4Z~D
1
C533
C533
2
C C
B B
IO FPC@
IO FPC@
Part Number Description
Part Number Description
Part Number Description
Part Number Description
A A
Part Number Description
Part Number Description
Part Number Description
Part Number Description
DAA00000R0L
DAA00000R0L
PCMCIA CAGE@
PCMCIA CAGE@
DAA00000R0L
DAA00000R0L
EXPRESS CAGE@
EXPRESS CAGE@
DAA00000R0L
DAA00000R0L
SD CABLE@
SD CABLE@
DAA00000R0L
DAA00000R0L
PCB 03P LA-4051P REV0 M/B
PCB 03P LA-4051P REV0 M/B
PCB 03P LA-4051P REV0 M/B
PCB 03P LA-4051P REV0 M/B
PCB 03P LA-4051P REV0 M/B
PCB 03P LA-4051P REV0 M/B
PCB 03P LA-4051P REV0 M/B
PCB 03P LA-4051P REV0 M/B
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
1
2
1
2
0.47U_0402_16V4Z~D
0.47U_0402_16V4Z~D
CBS_CAD[0..31]<31>
CBS_CPAR<31>
CBS_CCLK<31>
CBS_DATA2<31>
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
C521
C521
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
C532
C532
1
C537
C537
2
+CBS_VCC
+CBS_VPP
1
C522
C522
2
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
1
C529
C529
2
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
1
C538
C538
2
1
1
C523
C523
2
2
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
1
C530
C530
2
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
0.47U_0402_16V4Z~D
0.47U_0402_16V4Z~D
+3.3V_RUN_PHY
1
C540
C540
C539
C539
2
CBS_CAD0 CBS_CAD1 CBS_CAD3 CBS_CAD5 CBS_CAD7 CBS_CC/BE0# CBS_CAD9 CBS_CAD11 CBS_CAD12 CBS_CAD14 CBS_CC/BE1# CBS_CPAR CBS_CPERR# CBS_CGNT# CBS_CINT#
CBS_CCLK CBS_CIRDY# CBS_CC/BE2# CBS_CAD18 CBS_CAD20 CBS_CAD21 CBS_CAD22 CBS_CAD23 CBS_CAD24 CBS_CAD25 CBS_CAD26 CBS_CAD27 CBS_CAD29 CBS_DATA2 CBS_CCLKRUN#
0.01U_0402_16V7K~D
C776
C776
http://hobi-elektronika.net/
+CBS_VPP
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
1
C769
C769
2
Close to JCBUS1 Pin18/52
+3.3V_RUN
L28
L28 BLM21A601SPT_0805~D
BLM21A601SPT_0805~D
1 2
U26B
U26B
R5C847-CSP208Q
R5C847-CSP208Q
F5
VCC_3V
G5
VCC_3V
J19
VCC_3V
K19
VCC_3V
W3
VCC_PCI3V
R11
VCC_PCI3V
R12
VCC_PCI3V
R6
VCC_RIN
E13
VCC_RIN
L1
VCC_ROUT
E14
VCC_ROUT
A4
VCC_MD3V
E10
AVCC_PHY3V
E11
AVCC_PHY3V
A17
AVCC_PHY3V
B17
AVCC_PHY3V
D10
NC
E1
NC
C2
NC
D2
NC
E2
NC
L2
NC
E4
NC
JCBUS1
JCBUS1
1
GND1
2
CAD0
3
CAD1
4
CAD3
5
CAD5
6
CAD7
7
CCBE0#
8
CAD9
9
CAD11
10
CAD12
11
CAD14
12
CCBE1#
13
CPAR
14
CPERR#
15
CGNT#
16
CINT#
17
VCC
18
VPP1
19
CCLK
20
CIRDY#
21
CCBE2#
22
CAD18
23
CAD20
24
CAD21
25
CAD22
26
CAD23
27
CAD24
28
CAD25
29
CAD26
30
CAD27
31
CAD29
32
CB_D2
33
CCLKRUN#
34
GND2
69
GND5
70
GND6
MOLEX_48315-0012_RT
MOLEX_48315-0012_RT
POWER
POWER
POWER
POWER
NC
NC
R5C847-CSP208Q_CSP208~D
R5C847-CSP208Q_CSP208~D
+CBS_VCC
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
1
2
Close to JCBUS1 pin51/17
4
10U_0805_10V4Z~D
10U_0805_10V4Z~D
1
1
C524
C524
2
2
DIGITAL
DIGITAL
DIGITAL
DIGITAL
ANALOG
ANALOG
ANALOG
ANALOG
GND3
CCD1#
CAD2 CAD4 CAD6
CB_D14
CAD8
CAD10
CVS1 CAD13 CAD15 CAD16
CB_D18
CBLOCK#
CSTOP#
CDEVSEL#
VCC
VPP2
CTRDY#
CFRAME#
CAD17 CAD19
CVS2
CRST#
CSERR#
CREQ# CCBE3# CAUDIO
CSTSCHG
CAD28 CAD30 CAD31
CCD2#
GND4
GND7 GND8
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
C542
C542
C541
C541
1
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68
71 72
C525
C525
GND
GND
GND
GND
1
2
GND GND GND GND GND GND GND GND GND GND
AGND AGND AGND AGND AGND AGND
10U_0805_10V4Z~D
10U_0805_10V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
2
NC NC NC NC NC NC NC
C543
C543
+3.3V_RUN_PHY
1000P_0402_50V7K~D
1000P_0402_50V7K~D
1
C526
C526
2
J1 J5 K5 E9 R10 T10 V10 W10 L15 M19
A9 B9 D9 D14 A15 B15
A10 A11 B10 B11 C1 D1 E12
CBS_CCD1# CBS_CAD2 CBS_CAD4 CBS_CAD6 CBS_DATA14 CBS_CAD8 CBS_CAD10 CBS_CVS1 CBS_CAD13 CBS_CAD15 CBS_CAD16 CBS_DATA18 CBS_CBLOCK# CBS_CSTOP# CBS_CDEVSEL#
CBS_CTRDY# CBS_CFRAME# CBS_CAD17 CBS_CAD19 CBS_CVS2 CBS_CRST# CBS_CSERR# CBS_CREQ# CBS_CC/BE3# CBS_CAUDIO CBS_CSTSCHNG CBS_CAD28 CBS_CAD30 CBS_CAD31 CBS_CCD2#
C527
C527
1000P_0402_50V7K~D
1000P_0402_50V7K~D
1
C528
C528
2
EXPRCRD_STDBY#<37>
Express Card
+1.5V_CARD: Max. 650mA, Average 500mA +3.3V_CARD: Max. 1300mA, Average 1000mA
CBS_CCD1# <31>
CBS_DATA14 <31>
CBS_CVS1 <31>
CBS_DATA18 <31> CBS_CBLOCK# <31> CBS_CSTOP# <31>
CBS_CDEVSEL# <31>
+CBS_VCC +CBS_VPP
CBS_CTRDY# <31>
CBS_CFRAME# <31>
CBS_CVS2 <31>
CBS_CRST# <31>
CBS_CSERR# <31>
CBS_CREQ# <31>
CBS_CC/BE3# <31>
CBS_CAUDIO <31>
CBS_CSTSCHNG <31>
CBS_CCD2# <31>
CARD_SMBDAT<34,38>
CARD_SMBCLK<34,38>
+3.3V_SUS
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
USBP7-<24>
USBP7+<24>
6 1
3
3
+3.3V_SUS
R657 R683
R683 R684 R790
EXPRCRD_PWREN#<37>
+3.3V_CARDAUX
+3.3V_SUS
Q112A
Q112A
2N7002DW-T/R7_SOT363-6
2N7002DW-T/R7_SOT363-6
2 5
Q112B
Q112B
2N7002DW-T/R7_SOT363-6
2N7002DW-T/R7_SOT363-6
4
1 2 1 2 1 2 1 2
2.2K_0402_5%~D
2.2K_0402_5%~D
12
R126
R126
@R657
@
@R684
@ @R790
@
@
@
1
4
+3.3V_SUS
+3.3V_RUN
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
1
C134
C134
2
2
PLTRST1#<10,22>
100K_0402_5%~D
100K_0402_5%~D 0_0402_5%~D
0_0402_5%~D 100K_0402_5%~D
100K_0402_5%~D 100K_0402_5%~D
100K_0402_5%~D
1 2
R791 0_0402_5%~D@ R791 0_0402_5%~D@
1 2
R792 0_0402_5%~D
R792 0_0402_5%~D
1
4
DLW21SN900SQ2_0805~D
DLW21SN900SQ2_0805~D
1
2
2.2K_0402_5%~D
2.2K_0402_5%~D
12
L64
L64
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
+3.3V_CARD
C94
C94
R127
R127
EXP_SMBDATA
EXP_SMBCLK
2
2
3
3
+1.5V_RUN
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
C135
C135
PLTRST1#
EXPRCRD_STBY_R# EXPRCRD_PWREN# CPUSB#
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C95
C95
2
2
C997
C997
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
12 14
20
10
18
1
2
U52
U52
1.5Vin
1.5Vin
2
3.3Vin
4
3.3Vin AUX_IN17AUX_OUT
6
SYSRST# SHDN#
1
STBY# CPPE#
9
CPUSB# RCLKEN
R5538_QFN20~D
R5538_QFN20~D
+1.5V_CARD
C97
C97
USBP7_D­USBP7_D+
PCIE_IRX_EXPTX_N4<24> PCIE_IRX_EXPTX_P4<24>
PCIE_ITX_EXPRX_N4_C<24> PCIE_ITX_EXPRX_P4_C<24>
+1.5V_CARD
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
10U_0805_6.3V6M~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
2
C96
C96
10U_0805_6.3V6M~D
1
C90
C90
C101
C101
2
+3.3V_CARDAUX
10U_0805_6.3V6M~D
10U_0805_6.3V6M~D
1
C105
C105
2
+3.3V_ALW
1 2
+3.3V_CARD
1
2
R874
R874 100K_0402_5%~D
100K_0402_5%~D
JEXP1
JEXP1
1
GND1
2
GND2
3
GND3
4
GND4
5
USBD-
6
USBD+
7
CPUSB#
8
RESERVE1
9
RESERVE2
10
SMBCLK
11
SMBDATA
12
+1.5V_1
13
+1.5V_2
14
WAKE#
15
+3.3VAUX
16
PERST#
17
+3.3V_1
18
+3.3V_2
19
+3.3V_3
20
CLKREQ#
21
CPPE#
22
NC
23
REFCLK-
24
REFCLK+
25
GND5
26
GND6
27
GND7
28
GND8
29
PERN0
30
PERP0
31
GND9
32
GND10
33
GND11
34
GND12
35
PETN0
36
PETP0
37
GND13
38
GND14
39
GND15
40
GND16
41
GND17
42
GND18
HRS_FH28-40S-0.5SH(05)
HRS_FH28-40S-0.5SH(05)
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C91
C91
2
1.5Vout
1.5Vout
3.3Vout
3.3Vout
OC#
PERST#
GND
PCIE_WAKE#<34,37>
EXPCLK_REQ#<6>
CLK_PCIE_EXP#<6> CLK_PCIE_EXP<6>
NC
11 13
3 5
15 19 8 16 7
EXPRCRD_DET#<37>
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C999
C999
2
1
2
CARD_RESET#
CPUSB#
EXP_SMBCLK EXP_SMBDATA
PCIE_WAKE#
CARD_RESET#
EXPRCRD_PWREN#
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc. CardBus/SD card Socket
CardBus/SD card Socket
CardBus/SD card Socket
LA-4041P
LA-4041P
LA-4041P
32 56Friday, June 13, 2008
32 56Friday, June 13, 2008
32 56Friday, June 13, 2008
of
of
1
of
10U_0805_6.3V6M~D
10U_0805_6.3V6M~D
1
C93
C93
C92
C92
2
Page 33
5
FUSE1
@FUSE1
@
L0603
L0603
1 2
+5V_ALW
1
D D
2
C C
B B
Place close
A A
to JIO1.13
Place close to JIO1.35
PJP51
PJP51
PAD-OPEN 4x4m
PAD-OPEN 4x4m
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
C546
C546
1
2
SW_LAN_TX3+<30> SW_LAN_TX3-<30>
SW_LAN_TX2-<30> SW_LAN_TX2+<30>
SW_LAN_TX1+<30> SW_LAN_TX1-<30>
SW_LAN_TX0-<30> SW_LAN_TX0+<30>
+3.3V_LAN
USBP0+<24> USBP0-<24>
USBP1+<24> USBP1-<24>
+5V_ALW
IO_LOOP<24>
+3.3V_LAN +VREFOUT
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
2
+3.3V_SUS +LOM_VCT
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
2
C768
C768
C711
C711
10U_1206_16V4Z~D
10U_1206_16V4Z~D
C547
C547
12
USB_POWERSHARE_PWR_EN#<37>
USBP3-<24>
USBP3+<24>
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C623
C623
2
1
2
Place close to JIO1.30
1
2
Place close to JIO1.36
+5V_ALW_FUSE
ESATA_USB_PWR_EN#<37>
+5V_ALW_FUSE
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D C634
C634
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D C712
C712
5
JIO1
JIO1
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
10
10
11
11
12
12
13
13
14
14
15
15
16
16
17
17
18
18
19
19
20
20
21
21
22
22
23
23
24
24
25
25
TYCO_1759898-1
TYCO_1759898-1
USBP2_D+_SW
USBP2_D-_SW
USBP3-
USBP3+
26
26
27
27
28
28
29
29
30
30
31
31
32
32
33
33
34
34
35
35
36
36
37
37
38
38
39
39
40
40
41
41
42
42
43
43
44
44
45
45
46
46
47
47
48
48
49
49
50
50
+1.8V_RUN
ESATA_IRX_DTX_P4_C<23>
ESATA_IRX_DTX_N4_C<23>
U29
U29
1
GND
2
IN
3
EN1#
4
EN2#
TPS2062ADR_SO8~D
TPS2062ADR_SO8~D
U53
U53
1
GND
2
IN
3
EN1#
4
EN2#
TPS2062ADR_SO8~D
TPS2062ADR_SO8~D
DLW21SN121SQ2L_4P~D
DLW21SN121SQ2L_4P~D
L30
L30
@
@
4
4
1
1
1 2
R424 0_0402_5%~DR424 0_0402_5%~D
1 2
R425 0_0402_5%~DR425 0_0402_5%~D
L31
@L31
@
DLW21SN121SQ2L_4P~D
DLW21SN121SQ2L_4P~D
1
1
4
4
1 2
R426 0_0402_5%~DR426 0_0402_5%~D
1 2
R427 0_0402_5%~DR427 0_0402_5%~D
DETECT_GND
ICH_AZ_MDC_RST1#
R1047 0_0402_5%~DR1047 0_0402_5%~D R1048 0_0402_5%~DR1048 0_0402_5%~D R1051 0_0402_5%~D@R1051 0_0402_5%~D@ R1052 0_0402_5%~D@R1052 0_0402_5%~D@
R1053 0_0402_5%~DR1053 0_0402_5%~D R1054 0_0402_5%~DR1054 0_0402_5%~D
R1055 0_0402_5%~DR1055 0_0402_5%~D R1056 0_0402_5%~DR1056 0_0402_5%~D
R306 5.1K_0402_1%~DR306 5.1K_0402_1%~D R307 5.1K_0402_1%~DR307 5.1K_0402_1%~D
R305 470_0402_5%~D
R305 470_0402_5%~D
+1.8V_RUN
R1075 0_0402_5%~DR1075 0_0402_5%~D R1074 0_0402_5%~DR1074 0_0402_5%~D
OC1# OUT1 OUT2
OC2#
OC1# OUT1 OUT2
OC2#
3
3
2
2
2
2
3
3
AUD_EXT_MIC_L <27>
AUD_EXT_MIC_R <27>
+VREFOUT
AUD_MIC_SWITCH <27>
LAN_LEDACT# <30>
LINK_LED10# <30>
LINK_LED100# <30>
+3.3V_SUS
+LOM_VCT
USB_SIDE_EN# <37>
USB_OC0_1# <24>
ICH_AZ_MDC_BITCLK <23> ICH_AZ_MDC_SDOUT <23>
ICH_AZ_MDC_SYNC <23>
ICH_AZ_MDC_SDIN1 <23>
AUD_HP_NB_SENSE <27,28,37>
HP_SPK_L1 <28> HP_SPK_R1 <28>
ESATA_ITX_DRX_P4<23> ESATA_ITX_DRX_N4<23>
1 2
C491 0.01U_0402_16V7K~DC491 0.01U_0402_16V7K~D
1 2
C504 0.01U_0402_16V7K~DC504 0.01U_0402_16V7K~D
1 2 1 2 1 2 1 2
1 2 1 2
1 2 1 2
1 2 1 2
1 2
@
@
1 2 1 2
4
+5V_ESATA
ESATA_USB_OC#
8 7 6 5
+5V_CHGUSB
USB_OC2#
8 7 6 5
USBP2_D+
USBP2_D-
USBP3_D-
USBP3_D+
Left side USB Port
ESATA_IRX_DTX_N4 ESATA_IRX_DTX_P4
4
ESATA_USB_OC# <24>
USB_OC2# <24>
EN_CELL_CHARGER_DET#<38>
CELL_CHARGER_DET#<37>
Equalizer Selection
SEL0_ [A:B] SEL1_ [A:B]
00 01
*
11
U72
U72
2
AI+
3
AI-
7
BO+
8
BO-
34
SEL0_A
13
SEL0_B
33
SEL1_A
14
SEL1_B
32
SEL2_A
15
SEL2_B
31
SEL3_A
16
SEL3_B
30
EN_A
29
EN_B
19
IREF
11
CLKIN+
12
CLKIN-
PI2EQX3201BZFE_TQFN36_6X5~D
PI2EQX3201BZFE_TQFN36_6X5~D
3
+5V_ESATA
150U_D_6.3VM_R15M~D
150U_D_6.3VM_R15M~D
0.1U_0402_16V4Z~D
C544
C544
150U_D_6.3VM_R15M~D
150U_D_6.3VM_R15M~D
C588
C588
R927 0_0402_5%~D@R927 0_0402_5%~D@
@
@
USBP3_D+
0.1U_0402_16V4Z~D
1
C545
C545
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C548
C548
2
12
2 1
D69RB751S40T1_SOD523-2~D D69RB751S40T1_SOD523-2~D
USBP2+ USBP2-
2
C1045
C1045
1
TS3USB31RSER_QFN8_1P5X1P5~D
TS3USB31RSER_QFN8_1P5X1P5~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
U30
@U30
@
1
GND
2
IO1
PRTR5V0U2X_SOT143-4~D
PRTR5V0U2X_SOT143-4~D
U55
@U55
@
1
GND
2
IO1
PRTR5V0U2X_SOT143-4~D
PRTR5V0U2X_SOT143-4~D
SATA_IRX_DTX_N4_C SATA_IRX_DTX_P4_C
1 2
C1013 1U_0402_6.3V6K~DC1013 1U_0402_6.3V6K~D
100K_0402_5%~D
100K_0402_5%~D
1 2
R1082 0_0402_5%~DR1082 0_0402_5%~D
1 2
R1083 0_0402_5%~DR1083 0_0402_5%~D
1 2
U54
@U54
@
VCC HSD-6D-
GND
OE#
7
NC
5
D+3HSD+
4
8
2 1
close to ICH
USBP2_D-
3
IO2
4
VIN
3
IO2
4
VIN
+5V_CHGUSB
USBP3_D-
+5V_ESATA
C549 4700P_0402_25V7K~DC549 4700P_0402_25V7K~D C550 4700P_0402_25V7K~DC550 4700P_0402_25V7K~D
R1040
R1040
USBP2_D+_SW USBP2_D-_SW
1
+
+
2
+5V_CHGUSB
1
+
+
2
USBP2+<24> USBP2-<24>
+3.3V_SUS
USBP2_D+
Place ESD diodes as close as USB connector.
Compliance Channel
no equalization
SATA_ITX_DRX_P4
SATA_ITX_DRX_N4
1
1
C490
C490
C489
C489
2
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
C1052 4700P_0402_25V7K~DC1052 4700P_0402_25V7K~D C488 4700P_0402_25V7K~DC488 4700P_0402_25V7K~D
C507
C507
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
VDD VDD VDD VDD VDD
AVDD
AO+
OUT+
OUT-
SD_A SD_B
GND GND GND GND
AGND
PAD
01
1 6 10 23 28 5
27 26
AO-
21
BI-
22
BI+
17 18
36 35
25 20 9 4 24
37
[0:2.5dB] @ 1.6 GHz [2.5:4.5dB] @ 1.6 GHz [4.5:6.5dB] @ 1.6 GHz
+1.8V_RUN
1
1
C1054
C1054
2
2
10U_1206_16V4Z~D
10U_1206_16V4Z~D
SATA_ITX_DRX_P4 SATA_ITX_DRX_N4
SATA_IRX_DTX_N4_C SATA_IRX_DTX_P4_C
R1079 0_0402_5%~D@ R1079 0_0402_5%~D@
1 2
R1080 0_0402_5%~D@ R1080 0_0402_5%~D@
1 2
R1077 0_0402_5%~D@ R1077 0_0402_5%~D@
1 2
R1078 0_0402_5%~D@ R1078 0_0402_5%~D@
1 2
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
3
JESA1
JESA1
1
USBP3_D­USBP3_D+
USBP2_D­USBP2_D+
SATA_ITX_DRX_P4_C SATA_ITX_DRX_N4_C
SATA_IRX_DTX_N4
12
SATA_IRX_DTX_P4
12
+3.3V_ALW2
R1046
R1046
1 2
470_0402_5%~D
470_0402_5%~D
1
1
C510
C510
C508
C508
2
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
SATA_ITX_DRX_P4_C
12
SATA_ITX_DRX_N4_C
12
*
Output De-emphasis Adjustment
*
A_VCC
2
A_D-
3
A_D+
4
A_GND
5
B_VCC
6
B_D-
7
B_D+
8
B_GND
9
GND
10
A+
ESATA
ESATA
11
A-
12
GND
13
B-
14
B+
15
GND
16
DET1
17
DET2
18
G1
19
G2
20
G3
21
G4
TYCO_1759562-1
TYCO_1759562-1
Output Swing Control
SEL2_ [A:B]
0 1
SEL3_ [A:B]
0 1
2
USB PORT#
USB
USB
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
2
UPEK --> 5V AUTHENTEC -->3.3V
FP FPC@
FP FPC@
Part Number Description
Part Number Description
PCB 03P LA-4051P REV0 M/B
PCB 03P LA-4051P REV0 M/B
DAA00000R0L
DAA00000R0L
ICH_AZ_MDC_RST#<23>
MDC_RST_DIS#<37>
Swing
1x
1.2x
De-emphasis
0dB
-3.5dB
2
DESTINATION 0 1 2 3 4 5 6 7 8 9 10 11
1
C1008
C1008
2
Part Number Description
Part Number Description
DAA00000R0L
DAA00000R0L
Part Number Description
Part Number Description
DAA00000R0L
DAA00000R0L
JUSB1 (Ext Right Side Top) JUSB1 (Ext Right Side Bottom) JESA1 (Ext Left Side Top) JESA1 (Ext Left Side Bottom) WLAN WWAN WPAN Express card DOCKING DOCKING USH->BIO Camera
L29
@L29
@
DLW21SN121SQ2L_4P~D
DLW21SN121SQ2L_4P~D
FP_USBD+<36>
FP_USBD-<36>
+3.3V_RUN+5V_RUN
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
C770
C770
1
1
4
4
1 2
R422 0_0402_5%~DR422 0_0402_5%~D
1 2
R423 0_0402_5%~DR423 0_0402_5%~D
Fingerprint CONN.
JBIO1
JBIO1
1
1
2
2
3
3
4
4
5
5
6
6
7
GND
8
GND
TYCO_1734242-6
TYCO_1734242-6
FP_USB_D-
pop U51 per 02/22 email (ESD team)
1 2
R324 0_0402_5%~D@R324 0_0402_5%~D@
1 3
+5V_ALW
12
R326
R326 10K_0402_5%~D
10K_0402_5%~D
DELL CONFIDENTIAL/PROPRIETARY
RJ11 CABLE@
RJ11 CABLE@
PCB 03P LA-4051P REV0 M/B
PCB 03P LA-4051P REV0 M/B
MDC FPC@
MDC FPC@
PCB 03P LA-4051P REV0 M/B
PCB 03P LA-4051P REV0 M/B
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
LA-4041P
LA-4041P
LA-4041P
Date: Sheet
Date: Sheet
Date: Sheet
2
2
3
3
+3.3V_RUN
FP_USB_D­FP_USB_D+
1 2
R443 0_0402_5%~DR443 0_0402_5%~D
+5V_BIO
R867 0_0603_5%~D@R867 0_0603_5%~D@
1 2
D
S
D
S
Q35
Q35 2N7002W-7-F_SOT323-3~D
2N7002W-7-F_SOT323-3~D
G
G
2
Compal Electronics, Inc.
Compal Electronics, Inc.
Compal Electronics, Inc.
USB 2.0 PORT
USB 2.0 PORT
USB 2.0 PORT
1
FP_USB_D+
FP_USB_D-
FP_RESET# <36>
1 2
PRTR5V0U2X_SOT143-4~D
PRTR5V0U2X_SOT143-4~D
1
U51
U51
GND
IO2
IO1
VIN
+5V_RUN
FP_USB_D+
3 4
ICH_AZ_MDC_RST1#
12
R325
R325
100K_0402_5%~D
100K_0402_5%~D
33 56Friday, June 13, 2008
33 56Friday, June 13, 2008
33 56Friday, June 13, 2008
of
of
of
+3.3V_RUN
1.0
1.0
1.0
Page 34
5
+3.3V_RUN
2.2K_0402_5%~D
2.2K_0402_5%~D
2.2K_0402_5%~D
2.2K_0402_5%~D
12
12
R430
R430
R429
R429
2
MINI_SMBCLK
D D
MINI_SMBDATA
Mini WWAN
JMINI1
+3.3V_RUN
1
C570
C570
2
1U_0603_10V4Z~D
1U_0603_10V4Z~D
C573
C573
PCIE_WAKE#
MINI1CLK_REQ# CLK_PCIE_MINI1#
CLK_PCIE_MINI1
PCIE_IRX_WANTX_N1 PCIE_IRX_WANTX_P1
PCIE_ITX_WANRX_N1_C PCIE_ITX_WANRX_P1_C
PCIE_MCARD2_DET#
0.047U_0402_16V4Z~D
0.047U_0402_16V4Z~D
0.047U_0402_16V4Z~D
0.047U_0402_16V4Z~D
1
C565
C565
C564
C564
2
JSIM1
JSIM1
1
VCC
2
RST
3
CLK
4
NC
MOLEX_475531001
MOLEX_475531001
Voltage Tolerance
+-9%
+-9%
+-5%
33P_0402_50V8J~D
33P_0402_50V8J~D
1
1
C566
C566
2
2
5
GND
6
VPP
7
I/O
8
NC
9
GND
10
GND
Primary Power Aux Power
Peak Normal Normal
1000 750
330
500
PCIE_WAKE#<32,37>
MINI1CLK_REQ#<6>
CLK_PCIE_MINI1#<6> CLK_PCIE_MINI1<6>
PCIE_IRX_WANTX_N1<24> PCIE_IRX_WANTX_P1<24>
PCIE_ITX_WANRX_N1_C<24> PCIE_ITX_WANRX_P1_C<24>
PCIE_MCARD2_DET#<22>
C C
+1.5V_RUN
0.047U_0402_16V4Z~D
0.047U_0402_16V4Z~D
33P_0402_50V8J~D
33P_0402_50V8J~D
1
1
C569
C569
2
2
+SIM_PWR
UIM_RESET
B B
UIM_CLK
1
2
PWR Rail
+3.3V
+3.3Vaux
+1.5V
A A
22U_0805_6.3VAM~D
22U_0805_6.3VAM~D
C567
C567
1
2
11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51
53
33P_0402_50V8J~D
33P_0402_50V8J~D
C568
C568
UIM_VPP UIM_DATA
JMINI1
1
1
3
3
5
5
7
7
9
9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51
GND1
TYCO_1775861-1~D
TYCO_1775861-1~D
330U_D2E_6.3VM_R25~D
330U_D2E_6.3VM_R25~D
1
+
+
C563
C563
2
250
375
5
3
4
Q48B
Q48B 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
+3.3V_RUN+3.3V_RUN
2
2
4
4
6
6
8
8
10
10
12
12
14
14
16
16
18
18
20
20
22
22
24
24
26
26
28
28
30
30
32
32
34
34
36
36
38
38
40
40
42
42
44
44
46
46
48
48
50
50
52
52
54
GND2
USBP5-<24>
USBP5+<24>
UIM_RESET
UIM_CLK
33P_0402_50V8J~D
33P_0402_50V8J~D
1
C574
C574
2
250 (Wake enable) 5 (Not wake enable)
NA
4
WLAN_RADIO_DIS#<37>
CARD_SMBCLK
61
Q48A
Q48A 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
CARD_SMBDAT
@
USB_MCARD2_DET# PCIE_MCARD2_DET#
UIM_DATA UIM_CLK UIM_RESET UIM_VPP
WWAN_RADIO_DIS#
R442 0_0402_5%~DR442 0_0402_5%~D
MINI_SMBCLK MINI_SMBDATA
USBP5_D­USBP5_D+ USB_MCARD2_DET# LED_WWAN_OUT#
R840 0_0402_5%~DR840 0_0402_5%~D
For WIMAX LED debug
USB_MCARD2_DET# PCIE_MCARD2_DET#
33P_0402_50V8J~D
33P_0402_50V8J~D
1
C575
C575
2
@
1 2
R740 0_0402_5%~D
R740 0_0402_5%~D
PLTRST3#
1 2
1 2
L32
@L32
@
DLW21SN121SQ2L_4P~D
DLW21SN121SQ2L_4P~D
1
1
4
4
1 2
R450 0_0402_5%~DR450 0_0402_5%~D
1 2
R451 0_0402_5%~DR451 0_0402_5%~D
U31
U31
1
2
3
SRV05-4.TCT_SOT23-6~D
SRV05-4.TCT_SOT23-6~D
+1.5V_RUN +SIM_PWR
WWAN_RADIO_DIS# <37> PLTRST3# <22,36>
USB_MCARD2_DET# <24> LED_WWAN_OUT# <42>
WIMAX LED
+3.3V_RUN
12
R447 100K_0402_5%~DR447 100K_0402_5%~D
12
R449 100K_0402_5%~DR449 100K_0402_5%~D
USBP5_D-
2
2
USBP5_D+
3
3
UIM_VPP
6
5
UIM_DATA
4
33P_0402_50V8J~D
33P_0402_50V8J~D
1
C576
C576
2
+SIM_PWR
33P_0402_50V8J~D
33P_0402_50V8J~D
1
2
1 2
R428 0_0402_5%~D @R428 0_0402_5%~D @
D21
D21 RB751S40T1_SOD523-2~D
RB751S40T1_SOD523-2~D
C577
C577
3
+3.3V_WLAN+3.3V_ALW+15V_ALW
S
S
45
Q47
Q47 SI3456BDV-T1-E3_TSOP6~D
SI3456BDV-T1-E3_TSOP6~D
G
G
3
470K_0402_5%~D
470K_0402_5%~D
1
12
@
@
R435
R435
2
1 2 1 2
1 2
330U_D2E_6.3VM_R25~D
330U_D2E_6.3VM_R25~D
1
C554
C554
+
+
C562
C562
2
@
@
WLAN_RADIO_DIS#_R
21
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
AUX_EN_WOWL<38>
100K_0402_5%~D
100K_0402_5%~D
COEX2_WLAN_ACTIVE
33P_0402_50V8J~D
33P_0402_50V8J~D
+1.5V_RUN
0.047U_0402_16V4Z~D
0.047U_0402_16V4Z~D
1
C555
C555
2
1
2
@C552
@
R437
R437
C552
+3.3V_WLAN
0.047U_0402_16V4Z~D
0.047U_0402_16V4Z~D
C556
C556
100K_0402_5%~D
100K_0402_5%~D
D
D
100K_0402_5%~D
100K_0402_5%~D
12
R431
R431
5
200K_0402_5%~D
200K_0402_5%~D
61
Q53A
Q53A
2
12
1
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
@C557
@
1
C557
2
COEX2_WLAN_ACTIVE COEX1_BT_ACTIVE
PCIE_IRX_WLANTX_N2<24> PCIE_IRX_WLANTX_P2<24>
PCIE_ITX_WLANRX_N2_C<24> PCIE_ITX_WLANRX_P2_C<24>
0.047U_0402_16V4Z~D
0.047U_0402_16V4Z~D
1
1
C558
C558
2
2
PCIE_MCARD1_DET#<24>
0.047U_0402_16V4Z~D
0.047U_0402_16V4Z~D
12
ICH_CL_DATA1<24>
MINI2CLK_REQ#<6> CLK_PCIE_MINI2#<6>
CLK_PCIE_MINI2<6>
ICH_CL_CLK1<24>
C559
C559
@
@
ICH_CL_RST1#<24>
1
2
6
12
R432
R432
2 1
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
3
Q53B
Q53B
4
R436
R436
R440 0_0402_5%~DR440 0_0402_5%~D R441 0_0402_5%~DR441 0_0402_5%~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
1
C561
C561
C560
C560
2
2
PCIE_WAKE#
PCIE_IRX_WLANTX_N2 PCIE_IRX_WLANTX_P2
PCIE_ITX_WLANRX_N2_C PCIE_ITX_WLANRX_P2_C
R448 0_0402_5%~DR448 0_0402_5%~D
4.7U_0603_6.3V4Z~D
4.7U_0603_6.3V4Z~D
http://hobi-elektronika.net/
WPAN Card
JMINI3
JMINI3
1
1
3
3
5
5
7
7
9
9
11
11
13
13
15
15
17
17
19
19
21
21
23
23
25
25
27
27
29
29
31
31
33
33
35
35
37
37
39
39
41
41
43
43
45
45
47
47
49
49
51
51
53
GND1
TYCO_1775861-1~D
TYCO_1775861-1~D
+1.5V_RUN
1
2
COEX2_WLAN_ACTIVE COEX1_BT_ACTIVE
PCIE_IRX_MCARDTX_N3<24> PCIE_IRX_MCARDTX_P3<24>
PCIE_ITX_MCARDRX_N3_C<24> PCIE_ITX_MCARDRX_P3_C<24>
+3.3V_RUN
0.047U_0402_16V4Z~D
0.047U_0402_16V4Z~D
0.047U_0402_16V4Z~D
0.047U_0402_16V4Z~D
1
C579
C579
C578
C578
2
PCIE_WAKE#
R454 0_0402_5%~DR454 0_0402_5%~D
1 2
R455 0_0402_5%~DR455 0_0402_5%~D
1 2
0.047U_0402_16V4Z~D
0.047U_0402_16V4Z~D
C581
C581
0.047U_0402_16V4Z~D
0.047U_0402_16V4Z~D
1
C582
C582
2
MINI3CLK_REQ# CLK_PCIE_MINI3#
CLK_PCIE_MINI3 HOST_DEBUG_RX
MSCLK PCIE_IRX_MCARDTX_N3
PCIE_IRX_MCARDTX_P3
PCIE_ITX_MCARDRX_N3_C PCIE_ITX_MCARDRX_P3_C
PCIE_MCARD3_DET#
1 2
R458 100K_0402_5%~DR458 100K_0402_5%~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
4.7U_0603_6.3V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C583
C583
2
4.7U_0603_6.3V4Z~D
1
1
C584
C584
2
2
C585
C585
MINI3CLK_REQ#<6>
CLK_PCIE_MINI3#<6> CLK_PCIE_MINI3<6>
HOST_DEBUG_RX<38>
MSCLK<38>
PCIE_MCARD3_DET#<22>
+3.3V_RUN
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
@C580
@
1
1
C580
2
2
2
4700P_0402_25V7K~D
4700P_0402_25V7K~D
C551
C551
WLAN_SMBCLK
WLAN_SMBDATA
Mini WLAN
+3.3V_WLAN
GND2
2 4 6
8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52
JMINI2
JMINI2
1
1
3
3
5
5
7
7
9
9
11
11
13
13
15
15
17
17
19
19
21
21
23
23
25
25
27
27
29
29
31
31
33
33
35
35
37
37
39
39
41
41
43
43
45
45
47
47
49
49
51
51
53
GND1
TYCO_1775861-1~D
TYCO_1775861-1~D
+3.3V_RUN+3.3V_RUN
2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52
54
+3.3V_WLAN
2.2K_0402_5%~D
2.2K_0402_5%~D
2.2K_0402_5%~D
2.2K_0402_5%~D
12
12
R433
R433
R434
R434
2
CARD_SMBCLK
61
Q49A
Q49A
5
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
CARD_SMBDAT
3
4
Q49B
Q49B 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
+3.3V_WLAN
+1.5V_RUN
2
2
4
4
6
6
8
8
10
10
12
12
14
14
16
16
18
18
20
20
22
22
24
24
26
26
28
28
30
30
32
32
34
34
36
36
38
38
40
40
42
42
44
44
46
46
48
48
50
50
52
52
54
GND2
USBP4-<24>
USBP4+<24>
USB_MCARD3_DET# PCIE_MCARD3_DET#
+1.5V_RUN
HOST_DEBUG_TX
PLTRST3#
12
R456 0_0402_5%~DR456 0_0402_5%~D
MINI_SMBCLK MINI_SMBDATA
USBP6_D­USBP6_D+ USB_MCARD3_DET# MSDATA
R459 0_0402_5%~DR459 0_0402_5%~D
1 2
LED_WPAN_OUT#
USB_MCARD1_DET#
PCIE_MCARD1_DET#
USB_MCARD1_DET# PCIE_MCARD1_DET#
WLAN_RADIO_DIS#_R
R444 0_0402_5%~DR444 0_0402_5%~D
WLAN_SMBCLK WLAN_SMBDATA
USBP4_D­USBP4_D+PCIE_MCARD1_DET# USB_MCARD1_DET# WIMAX LED LED_WLAN_OUT#
1 2
R446 0_0402_5%~D@R446 0_0402_5%~D@
@
@
1 2
R742 0_0402_5%~D
R742 0_0402_5%~D
C571 4700P_0402_25V7K~DC571 4700P_0402_25V7K~D
+3.3V_RUN
MSDATA <38>
USBP6-<24>
USBP6+<24>
PLTRST3#
12
LED_WPAN_OUT#
L33
@L33
@
DLW21SN121SQ2L_4P~D
DLW21SN121SQ2L_4P~D
4
4
1
1
1 2
R452 0_0402_5%~DR452 0_0402_5%~D
1 2
R453 0_0402_5%~DR453 0_0402_5%~D
1 2
HOST_DEBUG_TX <38>
WPAN_RADIO_DIS# <37>
R1021
R1021 100K_0402_5%~D
100K_0402_5%~D
1 2
USB_MCARD3_DET# <24>
L34
@L34
@
DLW21SN121SQ2L_4P~D
DLW21SN121SQ2L_4P~D
1
1
4
4
1 2
R460 0_0402_5%~DR460 0_0402_5%~D
1 2
R461 0_0402_5%~DR461 0_0402_5%~D
1
CARD_SMBCLK <32,38>
CARD_SMBDAT <32,38>
1 2
R438 100K_0402_5%~DR438 100K_0402_5%~D
1 2
R439 100K_0402_5%~DR439 100K_0402_5%~D
@
@
1 2
R741 0_0402_5%~D
R741 0_0402_5%~D
USB_MCARD1_DET# <24> LED_WLAN_OUT# <42>
LED_WPAN_OUT# <42>
WLAN Noise
USB_MCARD1_DET#
1
C553
C553 4700P_0402_25V7K~D
4700P_0402_25V7K~D
2
3
3
2
2
WPAN Noise
USB_MCARD3_DET#
1
C572
C572 4700P_0402_25V7K~D
4700P_0402_25V7K~D
2
2
2
3
3
+3.3V_RUN
+3.3V_ALW_ICH
USBP4_D-
USBP4_D+
USBP6_D-
USBP6_D+
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
5
4
3
2
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
Mini Card
Mini Card
Mini Card
LA-4041P
LA-4041P
LA-4041P
34 56Friday, June 13, 2008
34 56Friday, June 13, 2008
34 56Friday, June 13, 2008
1
1.0
1.0
1.0
of
of
of
Page 35
2
JDOCK1
JDOCK1
1
1
3
3
5
5
7
7
9
9
11
11
13
13
15
15
17
17
19
19
21
21
23
23
25
25
27
27
29
29
31
31
33
33
35
35
37
37
39
39
41
41
43
43
45
45
47
47
49
49
51
51
53
53
55
55
57
57
59
59
61
61
63
63
65
65
67
67
69
69
71
71
73
73
75
75
77
77
79
79
81
81
83
83
85
85
87
87
89
89
91
91
93
93
95
95
97
97
99
99
101
101
103
103
105
105
107
107
109
109
111
111
113
113
115
115
117
117
119
119
121
121
123
123
125
125
127
127
129
129
131
131
133
133
135
135
137
137
139
139
141
141
143
143
145
GND1
146
PWR1
147
PWR1
148
PWR1
153
Shield_G
154
Shield_G
155
Shield_G
156
Shield_G
157
Shield_G
158
Shield_G
2 4 6
8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 98
100 102 104 106 108 110 112 114 116 118 120 122 124 126 128 130 132 134 136 138 140 142 144
PWR2 PWR2 PWR2
GND2
Shield_G Shield_G Shield_G Shield_G Shield_G Shield_G
JAE_WD2F144WB1
JAE_WD2F144WB1
Close to R796 Its Enhance ESD on dock issue.
2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 98 100 102 104 106 108 110 112 114 116 118 120 122 124 126 128 130 132 134 136 138 140 142 144
149 150 151 152
159 160 161 162 163 164
DOCK_AC_OFF
DPC_LANE_P0_C DPC_LANE_N0_C
DPC_LANE_P1_C DPC_LANE_N1_C
DPC_LANE_P2_C DPC_LANE_N2_C
DPC_LANE_P3_C DPC_LANE_N3_C
DPC_AUX_DOCK DPC_AUX#_DOCK
R1096
R1096
1 2
0_0402_5%~D
0_0402_5%~D
SATA_SBRX_DTX_P3 SATA_SBRX_DTX_N3
TR0/1CT TR2/3CT
DOCK_DET_D#
1
2
DOCK_AC_OFF <37,50> DOCK_LOM_SPD100LED_ORG# <30>
DPC_CA_DET <21>
DPC_LANE_P0_C <12>
DPC_LANE_N0_C <12>
DPC_LANE_P1_C <12>
DPC_LANE_N1_C <12>
DPC_LANE_P2_C <12>
DPC_LANE_N2_C <12>
DPC_LANE_P3_C <12>
DPC_LANE_N3_C <12>
DPC_AUX_DOCK <21>
DPC_AUX#_DOCK <21>
ACAV_DOCK_SRC# <50>
DAT_DDC2_DOCK <20>
CLK_DDC2_DOCK <20>
12
C586 0.01U_0402_16V7K~DC586 0.01U_0402_16V7K~D
12
C587 0.01U_0402_16V7K~DC587 0.01U_0402_16V7K~D
SATA_SBTX_C_DRX_P3 <23> SATA_SBTX_C_DRX_N3 <23>
USBP8+ <24>
USBP8- <24>
USBP9+ <24>
USBP9- <24>
CLK_KBD <38> DAT_KBD <38>
BREATH_LED# <38,42> DOCK_LOM_ACTLED_YEL# <30>
DOCK_LOM_TRD0+ <30>
DOCK_LOM_TRD0- <30>
DOCK_LOM_TRD1+ <30>
DOCK_LOM_TRD1- <30>
+LOM_VCT
DOCK_LOM_TRD2+ <30> DOCK_LOM_TRD2- <30>
DOCK_LOM_TRD3+ <30> DOCK_LOM_TRD3- <30>
DOCK_DCIN_IS+ <48> DOCK_DCIN_IS- <48>
DOCK_POR_RST# <38>
+DOCK_PWR_BAR
0.1U_0603_50V4Z~D
0.1U_0603_50V4Z~D C1009
C1009
DPC_DOCK_HPD_R
1
C985
C985
2
1 2
RB751S40T1_SOD523-2~D
RB751S40T1_SOD523-2~D
12
R1057
@R1057
@
1K_0402_5%~D
1K_0402_5%~D
+3.3V_RUN
1 2 13
D
D
2
G
G
S
S
100K_0402_5%~D
100K_0402_5%~D
R796
R796
SATA_SBRX_DTX_P3_C <23> SATA_SBRX_DTX_N3_C <23>
D70
D70
21
DOCK_DET# <21,37>
R795
R795 20K_0402_5%~D
20K_0402_5%~D
Q114
BSS138_SOT23~D
Q114
BSS138_SOT23~D
R825
R825
7.5K_0402_5%~D
7.5K_0402_5%~D
1 2
DAI_DI<27>
DAI_DO#<27>
1
2
DOCK_DET_1
DPB_DOCK_LANE0_C DPB_DOCK_LANE0#_C
DPB_DOCK_LANE1_C DPB_DOCK_LANE1#_C
DPB_DOCK_LANE2_C DPB_DOCK_LANE2#_C
DPB_DOCK_LANE3_C DPB_DOCK_LANE3#_C
DPB_DOCK_AUX DPB_DOCK_AUX#
BLUE_DOCK
RED_DOCK
GREEN_DOCK
0.1U_0603_50V4Z~D
0.1U_0603_50V4Z~D C1010
C1010
R1095
R1095
DOCKB_HPD DOCKC_HPD DPC_DOCK_HPD_R
1 2
0_0402_5%~D
0_0402_5%~D
2
3
D65
D65
1
PSOT24C-LF-T7_SOT23-3
PSOT24C-LF-T7_SOT23-3
DOCK_LOM_SPD10LED_GRN#<30>
D23
D23
@
DPB_DOCK_LANE0_C DPB_DOCK_LANE0#_C DPB_DOCK_LANE1_C DPB_DOCK_LANE1#_C
DPB_DOCK_LANE2_C DPB_DOCK_LANE2#_C
B B
DPB_DOCK_LANE3_C DPB_DOCK_LANE3#_C
DPB_DOCK_AUX DPB_DOCK_AUX#
@
1 2 4 5 3
8
8
RCLAMP0524P.TCT~D
RCLAMP0524P.TCT~D
D25
D25
@
@
1 2 4 5 3
8
8
RCLAMP0524P.TCT~D
RCLAMP0524P.TCT~D
D27
D27
@
@
1 2 4 5 3
8
8
RCLAMP0524P.TCT~D
RCLAMP0524P.TCT~D
DPB_DOCK_LANE0_C
10
DPB_DOCK_LANE0#_C
9
DPB_DOCK_LANE1_C
7
DPB_DOCK_LANE1#_C
6
DPB_DOCK_LANE2_C
10
DPB_DOCK_LANE2#_C
9
DPB_DOCK_LANE3_C
7
DPB_DOCK_LANE3#_C
6
DPB_DOCK_AUX
10
DPB_DOCK_AUX#
9
DPB_DOCK_HPDDPB_DOCK_HPD
7
DPB_DOCK_CA_DETDPB_DOCK_CA_DET
6
Place close to JDOCK1 connector
A A
DPB_DOCK_CA_DET<21>
DPB_DOCK_LANE0_C<21> DPB_DOCK_LANE0#_C<21>
DPB_DOCK_LANE1_C<21> DPB_DOCK_LANE1#_C<21>
DPB_DOCK_LANE2_C<21> DPB_DOCK_LANE2#_C<21>
DPB_DOCK_LANE3_C<21> DPB_DOCK_LANE3#_C<21>
DPB_DOCK_AUX<21> DPB_DOCK_AUX#<21>
DPB_DOCK_HPD<21>
+NBDOCK_DC_IN_SS
GREEN_DOCK<20>
HSYNC_DOCK<20> VSYNC_DOCK<20>
DAT_MSE<38>
D_LFRAME#<37> D_CLKRUN#<37>
CLK_PCI_DOCK<6>
DOCK_SMB_CLK<38>
DOCK_SMB_DAT<38>
DOCK_SMB_ALERT#<38,43>
DOCK_PWR_BTN#<38>
SLICE_BAT_PRES#<37,43,50>
+DOCK_PWR_BAR
BLUE_DOCK<20>
RED_DOCK<20>
CLK_MSE<38>
DAI_BCLK#<27> DAI_LRCK#<27>
DAI_12MHZ#<27>
D_LAD0<37> D_LAD1<37>
D_LAD2<37> D_LAD3<37>
D_SERIRQ<37>
D_DLDRQ1#<37>
DOCK_PSID<43>
1
DOCK_DET#
DPC_DOCK_HPD# <12>
D22
D22
@
DPC_LANE_P0_C DPC_LANE_N0_C DPC_LANE_P1_C DPC_LANE_N1_C
DPC_LANE_P2_C DPC_LANE_N2_C DPC_LANE_N2_C DPC_LANE_P3_C DPC_LANE_N3_C
DPC_AUX_DOCK
DPC_DOCK_HPD_R DPC_CA_DET
@
1 2 4 5 3
8
8
RCLAMP0524P.TCT~D
RCLAMP0524P.TCT~D
D24
D24
@
@
1 2 4 5 3
8
8
RCLAMP0524P.TCT~D
RCLAMP0524P.TCT~D
D26
D26
@
@
1 2 4 5 3
8
8
RCLAMP0524P.TCT~D
RCLAMP0524P.TCT~D
10 9 7 6
10 9 7 6
10 9 7 6
Place close to JP1 connector
R1038
R1038
100K_0402_5%~D
100K_0402_5%~D
1 2
R124 100K_0402_5%~D@R124 100K_0402_5%~D@
+3.3V_ALW
+RTC_CELL
12
DPC_LANE_P0_C DPC_LANE_N0_C DPC_LANE_P1_C DPC_LANE_N1_C
DPC_LANE_P2_C
DPC_LANE_P3_C DPC_LANE_N3_C
DPC_AUX_DOCK DPC_AUX#_DOCKDPC_AUX#_DOCK DPC_DOCK_HPD_R DPC_CA_DET
CLK_PCI_DOCK
12
R462
@R462
@
10_0402_5%~D
10_0402_5%~D
1
C590
@C590
@
4.7P_0402_50V8C~D
4.7P_0402_50V8C~D
2
0.033U_0402_16V7K~D
0.033U_0402_16V7K~D
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
2
1
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc. DOCKING CONN
DOCKING CONN
DOCKING CONN
LA-4041P
LA-4041P
LA-4041P
35 56Friday, June 13, 2008
35 56Friday, June 13, 2008
35 56Friday, June 13, 2008
1.0
1.0
1.0
of
of
of
Page 36
D71 RB751S40T1_SOD523-2~D
D71 RB751S40T1_SOD523-2~D
SP_TPM_LPC_EN<37>
PLTRST3#<22,34>
IRQ_SERIRQ<24,31,37,38>
SP_TPM_LPC_EN<37>
UART_RX/GPIO0
R916
@R916
@
0_0402_5%~D
0_0402_5%~D
1 2
UART_TX/GPIO1
USBP10-<24> USBP10+<24>
B B
A A
FP_USBD-<33> FP_USBD+<33>
TER_USBH_N1 TER_USBH_P1
1 2
R486 10M_0402_5%~D
R486 10M_0402_5%~D
@
@
Y3
Y3
1
IN
OUT
2
GND
1
C608
C608 12P_0402_50V8J~D
12P_0402_50V8J~D
2
GPIO14_TER_ON/OFF BCM5880_SCCLK
GPIO16_TER_TRIS SC_USB# 5880_GPIO26 5880_GPIO25 BCM5880_SCRST BCM5880_SCDET
+3.3V_RUN
GND
27.12MHZ_12PF_1N227120CC0B~D
27.12MHZ_12PF_1N227120CC0B~D
R771 1K_0402_5%~DR771 1K_0402_5%~D
1 2
R490 47K_0402_1%~D@R490 47K_0402_1%~D@
1 2
R766 47K_0402_1%~DR766 47K_0402_1%~D
1 2
R767 47K_0402_1%~DR767 47K_0402_1%~D R770 10K_0402_5%~DR770 10K_0402_5%~D
+SC_VCC
C611
C611
1 2
0.47U_0402_6.3V6K
0.47U_0402_6.3V6K
SC_RST SC_CLK SC_C4
SC_IO SC_C8 SC_DET
R915
R915
1 2
300_0402_5%~D
300_0402_5%~D
SMART CARD CAGE@
SMART CARD CAGE@
Part Number Description
Part Number Description
PCB 03P LA-4051P REV0 M/B
PCB 03P LA-4051P REV0 M/B
DAA00000R0L
DAA00000R0L
CLK_PCI_TPM<6>
21
4@
4@
R464 0_0402_5%~D@ R464 0_0402_5%~D@
1 2
R1050 0_0402_5%~DR1050 0_0402_5%~D
LPC_LFRAME#<23,37,38>
1 2
R842 0_0402_5%~DR842 0_0402_5%~D
LPC_LAD0<23,37,38> LPC_LAD1<23,37,38> LPC_LAD2<23,37,38> LPC_LAD3<23,37,38>
1 2
R466 0_0402_5%~D@ R466 0_0402_5%~D@
R849
R849
12
1.5K_0402_5%~D
1.5K_0402_5%~D
R468 0_0402_5%~DR468 0_0402_5%~D
1 2
R469 0_0402_5%~DR469 0_0402_5%~D
1 2
R470 1.5K_0402_5%~DR470 1.5K_0402_5%~D
1 2
FP_USBD­FP_USBD+
R768 22_0402_5%~DR768 22_0402_5%~D
1 2
R769 22_0402_5%~DR769 22_0402_5%~D
1 2
C600
C600
680P_0402_50V7-K~D
680P_0402_50V7-K~D
@
@
1 2
T142PAD~D T142PAD~D
1 2
R481 0_0402_5%~DR481 0_0402_5%~D
1 2
R487
R487 0_0402_5%~D
0_0402_5%~D
XOXI
3 4
1
C609
C609 12P_0402_50V8J~D
12P_0402_50V8J~D
2
12
T139PAD~D T139PAD~D T63PAD~D T63PAD~D T64PAD~D T64PAD~D
8009_VDDMON
12
BCM5880_IO AUX1UC AUX2UC
When using the 73S8009C,no-stuff R768,R769,R490 When using the 73S8009CN,stuff R768,R769,R490
JSC1
JSC1
12
GND
11
GND
10
10
9
9
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
TYCO_1-1734821-0_10P-T
TYCO_1-1734821-0_10P-T
1 2
PAD~D
PAD~D
+SC_PWR
T152
T152
REF_XOUT
REF_XIN
U33
U33
24
ON/OFF
7
CLKIN
8
RDY
9
OFF_ACK
11
OFF_REQ
12
CS
13
SC_USB#
4
CMDVCC5#
5
CMDVCC3#
6
RSTIN
32
OFF#
10
TEST1
30
TEST2
1
I/OUC
2
AUX1UC
3
AUX2UC
73S8009CN
73S8009CN
CLK_PCI_TPM LPC_EN_R PLTRST3#_USH LPC_LFRAME# IRQ_SERIRQ_R LPC_LAD0 LPC_LAD1 LPC_LAD2 LPC_LAD3 LPD#
UART_RX/GPIO0 UART_TX/GPIO1 UART_CTS SC_DET_RSC_DET
SPI_CLK SPI_CS SPI_RXD SPI_TXD
GPIO14_TER_ON/OFF BCM5880_GPIO15 GPIO16_TER_TRIS
USBP10-_R USBP10+_R
USBH_OC0#
USBH_N1 USBH_P1 USBH_OC1#
5880_GPIO25 5880_GPIO26
BCM5880_SCCLK BCM5880_SCVCC BCM5880_SCRST BCM5880_IO AUX1UC AUX2UC BCM5880_SCDET
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
2
1
Therm_GND
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
2
C1000
C1000
1
VCC VPC VDD
VP
LIN DM
DP
PRES
I/O AUX1 AUX2
CLK RST
GND GND GND
U32A
U32A
M7
LCLK
R6
LPCEN
N5
GPIO_17/LRESET_N
P5
GPIO_18/LFRAME_N
M6
GPIO_19/LSERIRQ
R5
GPIO_20/LAD[0]
N6
GPIO_21/LAD[1]
N7
GPIO_22/LAD[2]
P6
GPIO_23/LAD[3]
P7
GPIO_24/LPCPD_N
B5
GPIO_0/UART_RX
B4
GPIO_1/UART_TX
D6
GPIO_2/UART_CTS
A4
GPIO_3/UART_RTS
C5
GPIO_6/SSP_CLK
B3
GPIO_7/SSP_FSS
D5
GPIO_8/SSP_RXD
A3
GPIO_9/SSP_TXD
C4
GPIO_14
A2
GPIO_15
D4
GPIO_16
R13
USBD_DN
R14
USBD_UP
P14
GPIO_27/USBD_ATATCH
N11
USBH_DN0
N12
USBH_UP0
M11
USBH_OC_0
N13
USBH_DN1
P13
USBH_UP1
R15
USBH_OC_1
P8
GPIO_25/SC_SEL5V
R7
GPIO_26/SC_SEL18V
N15
SC_CINRUSH
L14
SC_CLK
L15
SC_VCC
K15
SC_RST
K14
SC_IO
J14
SC_FCB
J15
SC_FCB_ENB
M10
SC_DET
M15
SC_PWR
N14
SC_PWR
C604
C604
19 26
8009_VDDMON
29 15
+LIN
27
TER_USBH_N1
23
TER_USBH_P1
25
R773 100K_0402_5%~DR773 100K_0402_5%~D
14
R491 0_0402_5%~DR491 0_0402_5%~D
22
R493 0_0402_5%~DR493 0_0402_5%~D
21
R492 0_0402_5%~DR492 0_0402_5%~D
20
R772 0_0402_5%~DR772 0_0402_5%~D
16 18
17 28 31 33
SPI_TXD SPI_CLK SPI_RST
2
BCM5880
BCM5880
LPC
LPC
UARTSPISPISmard Card
UARTSPISPISmard Card
SMC_ADD_15/REFCLK_FREQ_0 SMC_ADD_16/REFCLK_FREQ_1
BootStrap
BootStrap
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
C102
C102
1
12
L69 10UH_LQH32CN100K53L_10%~DL69 10UH_LQH32CN100K53L_10%~D
12 1 2 1 2 1 2 1 2
27P_0402_50V8J~D
27P_0402_50V8J~D
2
C633
C633
1
U34
U34
1
D
2
C
3
RESET#
4
S#
M45PE16-VMP6TP_SO8~D
M45PE16-VMP6TP_SO8~D
BCM5880_GPIO15 SC_DET
2
SMC_ADD_0 SMC_ADD_1 SMC_ADD_2 SMC_ADD_3 SMC_ADD_4 SMC_ADD_5 SMC_ADD_6 SMC_ADD_7 SMC_ADD_8
SMC_ADD_9 SMC_ADD_10 SMC_ADD_11 SMC_ADD_12 SMC_ADD_13 SMC_ADD_14
SMC_ADD_17/BOOT_SRC_0
SMC_ADD_18/BOOT_SR_1
SMC_ADD_19 SMC_ADD_20 SMC_ADD_21 SMC_ADD_22 SMC_ADD_23
SMC_DATA_0 SMC_DATA_1 SMC_DATA_2 SMC_DATA_3 SMC_DATA_4 SMC_DATA_5 SMC_DATA_6 SMC_DATA_7 SMC_DATA_8 SMC_DATA_9
SMC_DATA_10 SMC_DATA_11 SMC_DATA_12 SMC_DATA_13 SMC_DATA_14 SMC_DATA_15
SMC_ADV_N
SMC_BLS_N_0 SMC_BLS_N_1
SMC_CS_N_0 SMC_CS_N_1
SMC_WE_N
BCM5880KFBG_FBGA225~D
BCM5880KFBG_FBGA225~D
+3.3V_RUN+SC_VCC
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
C620
C103
C103
1
1 2
27P_0402_50V8J~D
27P_0402_50V8J~D
C104
C104
8
Q
7
VSS
6
VCC
5
W#
1 2
R341 4.7K_0402_5%~D@R341 4.7K_0402_5%~D@
1 2
R913 100K_0402_5%~D
R913 100K_0402_5%~D
C620
2
1
2
1
H1
SMC_CRE
SMC_IO_3V SMC_OE_N
10U_0805_6.3V6M~D
10U_0805_6.3V6M~D
1
C706
C706
2
C621
C621
4.7U_0603_6.3V6M~D
4.7U_0603_6.3V6M~D
J4 H2 H3 G1 H4 F2 G4 G2 G3 E2 F4 F1 F3 D2 E3 D1 E1 C2 D3 C1 E4 B1 C3
R2 P3 R1 P2 R3 M4 N2 N3 P1 M3 M2 L4 N1 L3 L2 K4
K2 J1 K1 J3 M1 K3 P12 J2 L1
SC_DET SC_IO SC_C4 SC_C8 SC_CLK SC_RST
SMC_ADD15 SMC_ADD16 SMC_ADD17 SMC_ADD18
PLTRST3#
SPI_RST
1 2
R339
R339
4.7K_0402_5%~D
4.7K_0402_5%~D
+3.3V_RUN
1 2
SBOOT
@
@
1 2
+1.2V_PLL_5880
FP_RESET# <33>
R485
R485
4.7K_0402_5%~D
4.7K_0402_5%~D
R922
R922
4.7K_0402_5%~D
4.7K_0402_5%~D
SC_C4 & SC_C8 is for 90 ohm
CLK_PCI_TPM
10_0402_5%~D
10_0402_5%~D
12
R744
R744
+3.3V_RUN
1U_0603_10V4Z~D
1U_0603_10V4Z~D
1
C644
C644
2
SPI_RXD
BCM5880_GPIO15SPI_CS
@
@
http://hobi-elektronika.net/
PCI_TPM_TERM
2
C589
C589
1
4.7P_0402_50V8C~D
4.7P_0402_50V8C~D
U32B
U32B
F12
POR_AVSS
G13
POR_EXTR
G15
POR_INT12
G14
POR_MONITOR
B14
PLL_VDD_1P2I
B15
PLL_AVDD_1P2O
D12
PLL_VSS
D13
PLL_VDD_1P2I
E12
PLL_VSS
A15
NC
N9
OVSTB/ZEROB
M8
SCANACCMODE
P9
SECURE_BOOT
M12
SWV/ERROR,OSC1,OSC2,SPL
R9
TESTMODE/TST_SEC_BOOT
R10
IDDQ_EN/CM3_MODE
F15
REFCLK_XTALIN
F14
REFCLK_XTALOUT
D15
AUXCLK_XTALIN
E14
AUXCLK_XTALOUT
A1
CLKOUT
B2
CLKOUT_EN
N8
RST_N
R8
RSTOUT_N
P10
JTAG_TCK
R11
JTAG_TDI
N10
JTAG_TDO
R12
JTAG_TMS
P11
JTAG_TRSTN
M9
JTCE
+3.3V_RUN
1 2
R474 4.7K_0402_5%~DR474 4.7K_0402_5%~D
1 2
R484 4.7K_0402_5%~DR484 4.7K_0402_5%~D
1 2
R736 4.7K_0402_5%~DR736 4.7K_0402_5%~D
1 2
R810 4.7K_0402_5%~DR810 4.7K_0402_5%~D
1 2
R478 4.7K_0402_5%~DR478 4.7K_0402_5%~D R850 10K_0402_5%~DR850 10K_0402_5%~D
1 2
R483 4.7K_0402_5%~DR483 4.7K_0402_5%~D
1 2
R1058 3K_0402_5%~D4@R1058 3K_0402_5%~D4@
Function
Boot SRC
1
2
R1070
R1070
@
@
1 2
0_0402_5%~D
0_0402_5%~D
R931
R931
1 2
0_0402_5%~D
0_0402_5%~D
T72PAD~D T72PAD~D T73PAD~D T73PAD~D T74PAD~D T74PAD~D T75PAD~D T75PAD~D T76PAD~D T76PAD~D
+3.3V_RUN
1U_0603_10V4Z~D
1U_0603_10V4Z~D
1U_0603_10V4Z~D
1U_0603_10V4Z~D
1
C592
C592
2
T66PAD~D T66PAD~D
T68PAD~D T68PAD~D T69PAD~D T69PAD~D
T70PAD~D T70PAD~D T71PAD~D T71PAD~D
SPI_RST_R
JTAG_CLK_USH JTAG_TDI_USH JTAG_TDO_USH JTAG_TMS_USH JTAG_RST#_USH JTCE_USH
R900
@R900
@
0_0402_5%~D
0_0402_5%~D
1 2
+3.3V_RUN
5.1M_0402_5%~D
5.1M_0402_5%~D
12
POR_EXTR
3.3M_0402_5%~D
3.3M_0402_5%~D
1 2
POR_EXTR
C593
C593
OVSTB SCANMOD SBOOT SWV TSTMOD IDQ_EN
REF_XIN REF_XOUT
AUX_XIN AUX_XOUT
RST_N
R476
R476
R488
R488
REF CLK
+2.5V_AVDD_5880
BLM18BB100SN1D_0603~D
BLM18BB100SN1D_0603~D
+RFID_AVDD2P5
12
1U_0402_6.3V6K~D
@
@
SWV
1 2
C594
C594
680P_0402_50V7-K~D
680P_0402_50V7-K~D
RFREADER_RXP
RFREADER_RXN
1U_0402_6.3V6K~D
L36
L36
2
1
3K_0402_1%~D
3K_0402_1%~D
C624
C624
R494
R494
1 2
3K_0402_1%~D
3K_0402_1%~D
R498
R498
1 2
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
2
C625
C625
1
TPM Disable: Depop D71, R1058, Pop R489
+1.2V_VDDC_5880
BCM5880
BCM5880
HF_RFIDTAG_AVDD2P5 HF_RFIDTAG_AVDD2P5 HF_RFIDTAG_DVDD1P2
HF_RX_ADC_AVDD1P2
HF_RX_AVDD1P2 HF_RX_AVDD2P5
HF_TX_AVDD1P2 HF_TX_AVDD2P5 HF_TX_AVDD3P3
HF_RFIDTAG_AVSS HF_RFIDTAG_VREF
HF_RFIDTAG_VRX_N
HF_RFIDTAG_VRX_P
HF_RFIDTAG_VTX
HF_RX_TEST0 HF_RX_TEST1 HF_RX_TEST2 HF_RX_TEST3
HF_RX_N
RDIF
RDIF
HF_RX_P
HF_TX_N HF_TX_P
HF_RFIDTAG_AVSS HF_RFIDTAG_AVSS
HF_RFIDTAG_DVSS HF_RX_ADC_AVSS1 HF_RX_ADC_AVSS2
HF_RX_AVSS HF_RX_AVSS
HF_TX_AVSS HF_TX_AVSS
JTAG CLK
JTAG CLK
HF_TX_AVSS
BCM5880KFBG_FBGA225~D
BCM5880KFBG_FBGA225~D
LPD# OVSTB TAMPER_N RST_N SMC_ADD16 SC_USB#
12
FP_RESET# LPC_EN_R
SSMC
AD[18:17]
AD[16:15]
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
2
C639
C639
RFREADER_TXN1
1 2
1U_0603_10V6K~D
1U_0603_10V6K~D
C643
C643
RFREADER_TXP1
1 2
1U_0603_10V6K~D
1U_0603_10V6K~D
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
1 2
R473 1K_0402_5%~DR473 1K_0402_5%~D
1 2
R737 1K_0402_5%~DR737 1K_0402_5%~D
1 2
R479 4.7K_0402_5%~DR479 4.7K_0402_5%~D
1 2
R489 4.7K_0402_5%~D3@R489 4.7K_0402_5%~D3@
00 01 10 11
SMC SPI RVDUSB
24MHZ
27.12MHz
RVD
+1.2V_AVDD_5880
BLM18BB100SN1D_0603~D
BLM18BB100SN1D_0603~D L37
L37
1U_0603_10V4Z~D
1U_0603_10V4Z~D
C626
C626
1
C627
C627
2
100NH_LLQ1608-FR10G_2%~D
100NH_LLQ1608-FR10G_2%~D
1 2
1
2
100NH_LLQ1608-FR10G_2%~D
100NH_LLQ1608-FR10G_2%~D
12
L71
L71
150P_0402_50V8J~D
150P_0402_50V8J~D
C641
C641
1 2
1
2
A7 F7 C6 E10 F9 G9 D8 A8 D9
B6 A6 C7 B7 E7 B10 C10 A11 A12 C11 B11 C9 B9
C8 D7 A5 E9 G10 F10 A10 A9 B8 E8
BBCLK JTAG_RST#_USH SMC_ADD15
LPC_EN_R
48MHz
+RFID_AVDD1P2
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
2
C628
C628
1
68P_0402_50V8J~D
68P_0402_50V8J~D
C1056
C1056
L72
L72
150P_0402_50V8J~D
150P_0402_50V8J~D
C647
C647
+RFID_AVDD2P5 +RFID_AVDD1P2
+RFID_AVDD3P3
1 2
C595
C595
0.01U_0402_25V7K~D
0.01U_0402_25V7K~D
RFTAG_VRXN RFTAG_VRXP
RFREADER_RXN RFREADER_RXP RFREADER_TXN1 RFREADER_TXP1
+3.3V_RUN
SMC_ADD18 SMC_ADD17 USBH_OC0# USBH_OC1#
+3.3V_RUN
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C629
C629
2
1
RFTAG_VRXN
2
RFTAG_VRXP
68P_0402_50V8J~D
68P_0402_50V8J~D
1
C1057
C1057
2
+3.3V_RUN
R471
R471
0_0402_5%~D
0_0402_5%~D
+3.3V_RUN
+3.3V_RUN
4.7K_0402_5%~D
4.7K_0402_5%~D
@R475
@
R475
1 2
4.7K_0402_5%~D
4.7K_0402_5%~D R820
R820
1 2
BLM18BB100SN1D_0603~D
BLM18BB100SN1D_0603~D L38
L38
3.3U_0603_10V4Z~D
3.3U_0603_10V4Z~D
1
C630
C630
2
+3.3V_RUN
+3.3V_RUN
BBCLK
12
TAMPER_N +VDD_BBL
4.7K_0402_5%~D
4.7K_0402_5%~D R819
R819
1 2
4.7K_0402_5%~D
4.7K_0402_5%~D
@R482
@
R482
1 2
+RFID_AVDD3P3
12
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
2
1
1 2
R496 4.12K_0402_1%~DR496 4.12K_0402_1%~D
1 2
R497 4.12K_0402_1%~DR497 4.12K_0402_1%~D
D29
D29
BAS40-04_SOT23-3~D
BAS40-04_SOT23-3~D
U32C
U32C
C13
VDDC
E5
VDDC
F5
VDDC
J11
VDDC
K11
VDDC
K6
VDDC
K7
VDDC
K9
VDDC
N4
VDDC
P4
VDDC
E6
VDDO_VAR
F6
VDDO_VAR
G5
VDDO_SMC
H5
VDDO_SMC
J5
VDDO_SMC
K8
VDDO_LPC
L7
VDDO_LPC
K5
VDDO_33CORE
L5
VDDO_33CORE
L6
VDDO_33CORE
L13
VDDO_33SC
M14
VDDO_33SC
K13
VDDO_SC
H14
V3P3_BBLCLK
H15
V3P3_PWRGOOD
H13
V3P3_TAMPER_N
H12
VDD_BB
J13
VDD_BB
L8
VESD
L9
VDDO_33
L10
VDDO_33
L11
VDDO_33
4.7K_0402_5%~D
4.7K_0402_5%~D R844
R844
1 2
1 2
C631
C631
D28
D28 BAS40-04_SOT23-3~D
BAS40-04_SOT23-3~D
@
@
1
2 3
1
@
@
2 3
1
BCM5880
BCM5880
4.7K_0402_5%~D
4.7K_0402_5%~D R845
R845
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
2
1
CORE_CINRUSH
CORE_PWRDN
ALDO_PWRDN
AVDD33_LDO25
AVDD25_ldo12 AVDD25_ldo12
AVDD_1P2I_AUX AVDD_1P2I_REF
AVSS_LDO12
BCM5880KFBG_FBGA225~D
BCM5880KFBG_FBGA225~D
+1.2V_AVDD_5880 +2.5V_AVDD_5880
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
2
2
C601
C601
1
1
+3.3V_RUN
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
2
C612
C612
1
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
C632
C632
2
C635
C635
1
1 2
C640 1U_1206_100V4Z~DC640 1U_1206_100V4Z~D
1 2
C642 1U_1206_100V4Z~DC642 1U_1206_100V4Z~D
@
@
C591 680P_0402_50V7-K~D
C591 680P_0402_50V7-K~D
1 2
1 2
R463 2.2K_0402_5%~DR463 2.2K_0402_5%~D
1 2
R465 4.7K_0402_5%~DR465 4.7K_0402_5%~D
+2.5V_AVDD_5880 +3.3V_RUN +1.2V_AVDD_5880 +1.2V_PLL_5880
R829
R829
12
0_0603_5%~D
0_0603_5%~D
+1.2V_VDDC_5880
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
2
2
C596
C596
C597
C597
1
1
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
2
2
C877
C877
C873
C873
1
1
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
2
C606
C606
C607
C607
1
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
2
C615
C615
1
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
2
C638
C638
1
2
C617
C617
C616
C616
1
4.7U_0603_6.3V6M~D
4.7U_0603_6.3V6M~D
1
C875
C875
C106
C106
2
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
2
1
4.7U_0603_6.3V6M~D
4.7U_0603_6.3V6M~D
1
2
TYCO_1-1775784-0_6P-T
TYCO_1-1775784-0_6P-T
+SC_PWR
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
2
2
C598
C598
1
1
4.7U_0603_6.3V6M~D
4.7U_0603_6.3V6M~D
1
C933
C933
2
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
2
C619
C619
C618
C618
1
C107
C107
JCS1
JCS1
1
1
2
2
3
3
4
4
5
G1
5
6
G2
6
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
AVDD_2P5I
AVDD_2P5O
AVDD_1P2O
AVDD25_PLL
OTP_PWR
AVSS_ldo25 AVSS_ldo25
AVSS_AUX
AVSS_REF
AVSS_PLL
VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS
C602
C602
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
2
2
C613
C613
1
1
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
2
2
C636
C636
1
1
R4 M5 D10 A14 G12 B13 A13 B12 E11 E13 F13 D14
+OTP_PWR
P15 F11
C12 D11 C15 E15 C14
G11 G6 G7 G8 H10 H11 H6 H7 H8 H9 J10 J12 J6 J7 J8 J9 K10 K12 L12 M13 F8
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
2
2
C605
C605
1
1
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
2
C614
C614
1
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
2
C637
C637
1
RFREADER_TXN1_PI ANT_RFTAG_VRXN_R ANT_RFTAG_VRXP_R RFREADER_TXP1_PI
CONTACTLESS_DET#<24>
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc. USH I/F
USH I/F
USH I/F
LA-4041P
LA-4041P
LA-4041P
4.7U_0603_6.3V6M~D
4.7U_0603_6.3V6M~D
1
C108
C108
2
C599
C599
7 8
36 56Friday, June 13, 2008
36 56Friday, June 13, 2008
36 56Friday, June 13, 2008
of
of
of
Place close to pinA14
1.0
1.0
1.0
Page 37
5
+3.3V_ALW
R925 100K_0402_5%~DR925 100K_0402_5%~D R501 10K_0402_5%~DR501 10K_0402_5%~D R503 4.7K_0402_5%~DR503 4.7K_0402_5%~D R871 100K_0402_5%~DR871 100K_0402_5%~D R872 100K_0402_5%~DR872 100K_0402_5%~D
D D
R816 100K_0402_5%~DR816 100K_0402_5%~D R505 100K_0402_5%~DR505 100K_0402_5%~D R669 10K_0402_5%~DR669 10K_0402_5%~D
+3.3V_ALW2
R502 10K_0402_5%~DR502 10K_0402_5%~D R504 10K_0402_5%~DR504 10K_0402_5%~D R928 100K_0402_5%~DR928 100K_0402_5%~D
C C
B B
INSTANT_ON_SW#<31,38>
A A
CELL_CHARGER_DET#
12
PCIE_WAKE#
1 2
SLICE_BAT_PRES#
1 2
DCIN_CBL_DET#
1 2
PWR_BTN_BD_DET#
1 2
LCD_TST
1 2
PANEL_BKEN_MCH
12
SYS_LED_MASK#
1 2
USB_SIDE_EN#
1 2
ESATA_USB_PWR_EN#
1 2
USB_POWERSHARE_PWR_EN#
1 2
D4
INSTANT_ON_SW# INSTANT_ON_SW_D#
1 2
BID0 BID1 BID2 CHIPSET_ID0 CHIPSET_ID1
5
D4
RB751S40T1_SOD523-2~D
RB751S40T1_SOD523-2~D
1 2
R1036
R1036 0_0402_5%~D
0_0402_5%~D
10K_0402_5%~D
10K_0402_5%~D
10K_0402_5%~D
10K_0402_5%~D
@
@
R530
R530
R529
R529
1 2
1 2
+3.3V_RUN
USB_POWERSHARE_PWR_EN#<33>
WIRELESS_ON#/OFF<31> WPAN_RADIO_DIS#<34> EXPRCRD_PWREN#<32> EXPRCRD_STDBY#<32>
BC_INT#_ECE5028<38>
BC_DAT_ECE5028<38>
BC_CLK_ECE5028<38>
EN_I2S_NB_CODEC<27>
EN_DOCK_PWR_BAR<50>
CELL_CHARGER_DET#<33>
LCD_VCC_TEST_EN<19>
CCD_OFF<19>
AUD_HP_NB_SENSE<27,28,33> ESATA_USB_PWR_EN#<33>
LAN_DISABLE#_R<29>
SYS_LED_MASK#<42>
WLAN_RADIO_DIS#<34>
WWAN_RADIO_DIS#<34>
@
@
21
10K_0402_5%~D
10K_0402_5%~D
10K_0402_5%~D
10K_0402_5%~D
@R532
@
R531
R531
R532
1 2
1 2
1 2
R870 100K_0402_5%~D@R870 100K_0402_5%~D@
1 2
R788 10K_0402_5%~D@R788 10K_0402_5%~D@
PBAT_PRES#<43>
SCRL_LED#<42>
NUM_LED#<42>
DCIN_CBL_DET#<43>
PBATT_OFF<50>
MDC_RST_DIS#<33>
PCIE_WAKE#<32,34>
EXPRCRD_DET#<32>
USB_SIDE_EN#<33>
CB_HWSPND#<31>
PSID_DISABLE#<43>
PANEL_BKEN_MCH<12>
AUD_NB_MUTE<28>
1.05V_RUN_ON<40>
SLICE_BAT_PRES#<35,43,50> PWR_BTN_BD_DET#<31>
SIO_EXT_WAKE#<24>
ICH_PME#<22>
ICH_PCIE_WAKE#<24>
10K_0402_5%~D
10K_0402_5%~D
@R533
@
R533
T151PAD~D T151PAD~D
ADAPT_OC<48>
LCD_TST<19>
DOCKED<29,30>
DOCK_DET#<21,35>
HDDC_EN<26> MODC_EN<26>
CAP_LED#<42>
+3.3V_ALW
1 2
R534 10K_0402_5%~D@ R534 10K_0402_5%~D@
1 2
R535 10K_0402_5%~DR535 10K_0402_5%~D
1 2
R536 10K_0402_5%~D@ R536 10K_0402_5%~D@
1 2
R537 10K_0402_5%~DR537 10K_0402_5%~D
1 2
R538 10K_0402_5%~DR538 10K_0402_5%~D
R526 0_0402_5%~DR526 0_0402_5%~D
4
WIRELESS_ON#/OFF SP_TPM_LPC_EN
PBAT_PRES# SCRL_LED# NUM_LED# DCIN_CBL_DET# PBATT_OFF MDC_RST_DIS# PCIE_WAKE#
USB_POWERSHARE_PWR_EN#
WPAN_RADIO_DIS# EXPRCRD_PWREN# EXPRCRD_STDBY# BC_INT#_ECE5028 BC_DAT_ECE5028 BC_CLK_ECE5028
EXPRCRD_DET# BIOS_RECOVERY
USB_SIDE_EN# EN_I2S_NB_CODEC CB_HWSPND# EN_DOCK_PWR_BAR ADAPT_OC
LCD_TST PSID_DISABLE# PANEL_BKEN_MCH DOCKED DOCK_DET# AUD_NB_MUTE CELL_CHARGER_DET# LCD_VCC_TEST_EN CCD_OFF AUD_HP_NB_SENSE ESATA_USB_PWR_EN#
LID_CL_SIO#
1.05V_RUN_ON
INSTANT_ON_SW_D# HDDC_EN
MODC_EN SLICE_BAT_PRES#
PWR_BTN_BD_DET# LAN_DISABLE#_R
CAP_LED# SYS_LED_MASK#
1 2
ICH_PME# ICH_PCIE_WAKE# WLAN_RADIO_DIS#
WWAN_RADIO_DIS#
VGA_IDENTIFY CHIPSET_ID1
R528
R528
10K_0402_5%~D
10K_0402_5%~D
12
CHIPSET_ID0 BID2 BID1 BID0
BID2 BID1 BID0 CHIPSET_ID0 CHIPSET_ID1
000 0
011X03 100X04 1 0 1 A00
4
U35
U35
97
GPIOA[0]
98
GPIOA[1]
99
GPIOA[2]
100
GPIOA[3]
101
GPIOA[4]
102
GPIOA[5]
103
GPIOA[6]
104
GPIOA[7]
24
GPIOH[0]
25
GPIOH[1]
26
GPIOH[4]
27
GPIOH[5]
58
BC_INT#
59
BC_DAT
60
BC_CLK
1
GPIOE[0]/RXD
2
GPIOE[1]/TXD
3
GPIOE[2]/RTS#
4
GPIOE[3]/DSR#
5
GPIOE[4]/CTS#
84
GPIOE[5]/DTR#
83
GPIOE[6]/RI#
6
GPIOE[7]/DCD#
65
GPIOB[0]/INIT#
66
GPIOB[1]/SLCTIN#
67
GPIOC[2]/SCLT
68
GPIOC[3]/PE
69
GPIOC[4]/BUSY
70
GPIOC[5]/ACK#
71
GPIOC[6]/ERROR#
73
GPIOC[7]/ALF#
74
GPIOD[0]/STROBE#
75
GPIOC[1]/PD7
76
GPIOC[0]/PD6
77
GPIOB[7]/PD5
78
GPIOB[6]/PD4
79
GPIOB[5]/PD3
80
GPIOB[4]/PD2
81
GPIOB[3]/PD1
82
GPIOB[2]/PD0
61
GPIOD[1]
62
GPIOD[2]
63
GPIOD[3]/VBUS_DET
28
GPIOD[4]/OCS1_N
29
GPIOD[5]/OCS2_N
30
GPIOD[6]/OCS3_N
31
GPIOD[7]/OCS4_N
32
GPIOH[6]
33
GPIOH[7]
88
GPIOG[0]
89
GPIOG[1]
90
GPIOG[2]
91
GPIOG[3]
92
GPIOG[4]
93
GPIOG[5]
94
GPIOG[6]
95
GPIOG[7]
106
SYSOPT1/GPIOH[2]
107
SYSOPT0/GPIOH[3]
109
GPIOF[7]
110
GPIOF[6]
111
GPIOF[5]
112
GPIOF[4]
113
IRTX
114
IRRX
115
GPIOF[3]/IRMODE/IRRX3B
116
GPIOF[2]/IRTX2
117
GPIOF[1]/IRRX2
118
GPIOF[0]/IRMODE/IRRX3A
ECE5028-NU_VTQFP128_14X14~D
ECE5028-NU_VTQFP128_14X14~D
ECE5028-NU
ECE5028-NU
REV
X00 X01
100
X021
0
+3.3V_ALW
34
57
85
108
VCC1
VCC1
VCC1
VCC1
(ECE5018)
(ECE5018)
USB
USB
TEST
GPIO
GPIO
TEST
CLK
CLK
LPC
LPC
DLPC
DLPC
00
3
VCC1(VDDA33)
GPIOJ[7](VDDA33)
GPIOK[4](VDDA33)
GPIOI[1](VCC1)
GPIOJ[2](USBDP0)
GPIOJ[3](USBDN0)
GPIOJ[6](USBDP1) GPIOJ[5](USBDN1) GPIOK[0](USBDP2) GPIOK[1](USBDN2) GPIOK[3](USBDP3) GPIOK[2](USBDN3) GPIOK[5](USBDP4) GPIOK[6](USBDN4)
GPIOI[6](VDDA33PLL) GPIOI[5](VDDA18PLL)
GPIOI[2](VDD18)
CAP_LDO
GPIOJ[0](RBIAS)
TEST_PIN
GPIOI[7](ATEST)
GPIOI[4](XTAL1/CLKIN)
GPIOI[3](XTAL2)
LAD0 LAD1 LAD2 LAD3
LFRAME#
LRESET#
PCICLK
CLKRUN#
LDRQ0# LDRQ1#
SER_IRQ
CLKI (14.318 MHz)
VSS
DLAD0 DLAD1 DLAD2 DLAD3
DLFRAME#
DCLK_RUN#
DLDRQ1#
DSER_IRQ
PWRGD
OUT65
GPIOJ[4](VSS)
VSS
GPIOK[7](VSS)
VSS VSS VSS VSS VSS
GPIOJ[1](VSS)
1
C648
C648
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
8 14 20
119 9
10 13 12 15 16 19 18 21 22
125 124 120
+CAP_LDO
86 127
35
126 123
122
54 52 49 47 42 41 56 37 46 44 39
64 96 55
53 50 48 43 38 45 40
7 105
11 17 23 36 51 72 87 121 128
1
2
DOCK_MIC_DET
1.8V_RUN_ON SNIFFER_BLUE#
SNIFFER_YELLOW#WIRELESS_ON#/OFF DOCK_HP_DET CRT_SWITCH ME_FWP NB_AC_OFF DP_PRIORITY
2.5V_RUN_PWRGD RUN_ON
1.5V_RUN_ON
1 2
R509 0_0402_5%~DR509 0_0402_5%~D
0.9V_DDR_VTT_ON
8mil
DP_MB_EN
R514
R514
1K_0402_5%~D
1K_0402_5%~D
DOCK_AC_OFF_EC
ACAV_IN_NB<38,48>
3.3V_RUN_ON
LPC_LAD0 LPC_LAD1 LPC_LAD2 LPC_LAD3 LPC_LFRAME# PLTRST2# CLK_PCI_5028 CLKRUN# LPC_LDRQ0# LPC_LDRQ1# IRQ_SERIRQ
CLK_SIO_14M
D_LAD0 D_LAD1 D_LAD2 D_LAD3 D_LFRAME# D_CLKRUN# D_DLDRQ1# D_SERIRQ
RUNPWROK SP_TPM_LPC_EN
GPIO_PSID_SELECT
C652
C652
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
12
SIO_SLP_S3# <24>
3.3V_RUN_ON <40>
TP_DET# <39>
2
1
C649
C649
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
2
DOCK_MIC_DET <27>
MCH_TSATN_EC <10>
T81 PAD~DT81 PAD~D
SNIFFER_BLUE# <42>
SNIFFER_YELLOW# <42>
DOCK_HP_DET <27>
CRT_SWITCH <20> ME_FWP <23>
NB_AC_OFF <43,48,50>
DP_PRIORITY <21>
2.5V_RUN_PWRGD <18,41>
RUN_ON <19,28,40,41>
1.5V_RUN_ON <45> IMVP_VR_ON <47>
IMVP_PWRGD <24,41,47,49>
0.9V_DDR_VTT_ON <46> DP_MB_EN <21>
+3.3V_ALW
1 2
LPC_LFRAME# <23,36,38> PLTRST2# <22,38> CLK_PCI_5028 <6>
CLKRUN# <24,31,38>
LPC_LDRQ0# <23>
LPC_LDRQ1# <23>
IRQ_SERIRQ <24,31,36,38>
CLK_SIO_14M <6>
D_LAD0 <35>
D_LAD1 <35>
D_LAD2 <35>
D_LAD3 <35>
D_LFRAME# <35>
D_CLKRUN# <35>
D_DLDRQ1# <35>
D_SERIRQ <35>
RUNPWROK <38,41,47>
SP_TPM_LPC_EN <36>
GPIO_PSID_SELECT <43> SPI_WP#_SEL <24>
C672
C672
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1 2
5
RB751S40T1_SOD523-2~D
RB751S40T1_SOD523-2~D
P
IN1
4
O
IN2
G
3
U69
U69
R1072 0_0402_5%~D
R1072 0_0402_5%~D
74AHC1G08GW_SOT353-5~D
74AHC1G08GW_SOT353-5~D
LPC_LAD[0..3] <23,36,38>
+3.3V_ALW
4.7U_0603_6.3V4Z~D
4.7U_0603_6.3V4Z~D
D72
D72
2 1
@
@
1 2
Note
00
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
3
2
1
C650
C650
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C653
C653
2
C657
C657
1 2
DOCK_AC_OFF <35,50>
12
R1071
R1071 33K_0402_5%~D
33K_0402_5%~D
+3.3V_RUN
R648
R648 10K_0402_5%~D
10K_0402_5%~D
ME_FWP
1 2
R649
@R649
@
10K_0402_5%~D
10K_0402_5%~D
1 2
+3.3V_ALW
12
R524
R524 1M_0402_5%~D
1M_0402_5%~D
LID_CL_SIO# LID_CL#
1
C655
C655
0.047U_0402_16V4Z~D
0.047U_0402_16V4Z~D
2
DELL CONFIDENTIAL/PROPRIETARY
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
1
1
C651
C651
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
INSTANT_ON_SW_D# SNIFFER_BLUE# SNIFFER_YELLOW# TP_DET#
D_CLKRUN# D_SERIRQ D_DLDRQ1#
RUN_ON
1.5V_RUN_ON
1.05V_RUN_ON
3.3V_RUN_ON
0.9V_DDR_VTT_ON PBATT_OFF VGA_IDENTIFY
10_0402_5%~D
10_0402_5%~D
4.7P_0402_50V8C~D
4.7P_0402_50V8C~D
R525
R525
10_0402_5%~D
10_0402_5%~D
Compal Electronics, Inc.
Compal Electronics, Inc.
Compal Electronics, Inc. ECE5028
ECE5028
ECE5028
LA-4041P
LA-4041P
LA-4041P
1 2
R20 100K_0402_5%~D@R20 100K_0402_5%~D@ R507 100K_0402_5%~D@ R507 100K_0402_5%~D@ R508 100K_0402_5%~D@ R508 100K_0402_5%~D@ R756 100K_0402_5%~DR756 100K_0402_5%~D
R510 100K_0402_5%~DR510 100K_0402_5%~D R511 100K_0402_5%~DR511 100K_0402_5%~D R512 100K_0402_5%~DR512 100K_0402_5%~D
R515 100K_0402_5%~DR515 100K_0402_5%~D R516 100K_0402_5%~DR516 100K_0402_5%~D R518 100K_0402_5%~DR518 100K_0402_5%~D R519 100K_0402_5%~DR519 100K_0402_5%~D R520 100K_0402_5%~DR520 100K_0402_5%~D R521 100K_0402_5%~DR521 100K_0402_5%~D
1 2
R522 100K_0402_5%~DR522 100K_0402_5%~D
12
R506
@R506
@
1
C654
@C654
@
4.7P_0402_50V8C~D
4.7P_0402_50V8C~D
2
12
1
CLK_PCI_5028CLK_SIO_14M
10_0402_5%~D
10_0402_5%~D
LID_CL# <31,42>
37 56Friday, June 13, 2008
37 56Friday, June 13, 2008
37 56Friday, June 13, 2008
12 12 12
12 12 12
12 12 12 12 12 12
+3.3V_ALW
R527
R527
C656
C656
of
of
of
+3.3V_RUN
12
1
2
Page 38
5
+3.3V_ALW
R540 2.2K_0402_5%~DR540 2.2K_0402_5%~D R542 2.2K_0402_5%~DR542 2.2K_0402_5%~D
D D
C C
B B
A A
R543 100K_0402_5%~DR543 100K_0402_5%~D R545 100K_0402_5%~DR545 100K_0402_5%~D R546 100K_0402_5%~DR546 100K_0402_5%~D R547 10K_0402_5%~DR547 10K_0402_5%~D R548 2.2K_0402_5%~DR548 2.2K_0402_5%~D R549 2.2K_0402_5%~DR549 2.2K_0402_5%~D R551 2.2K_0402_5%~DR551 2.2K_0402_5%~D R552 2.2K_0402_5%~DR552 2.2K_0402_5%~D R837 100K_0402_5%~D@R837 100K_0402_5%~D@ R838 2.2K_0402_5%~DR838 2.2K_0402_5%~D R839 2.2K_0402_5%~DR839 2.2K_0402_5%~D R879 10K_0402_5%~DR879 10K_0402_5%~D
R561 1M_0402_5%~DR561 1M_0402_5%~D
1 2
R563 2.7K_0402_5%~DR563 2.7K_0402_5%~D
1 2
R564 100K_0402_5%~DR564 100K_0402_5%~D
1 2
R566 100K_0402_5%~DR566 100K_0402_5%~D
1 2
R568 100K_0402_5%~DR568 100K_0402_5%~D R1059 1M_0402_5%~DR1059 1M_0402_5%~D
@
@
JDEG1
JDEG1
5
5
4
4
3
3
2
2
1
1
Molex_53261
Molex_53261
JTAG1
@JTAG1
@
1 2
7
3
G1
8
4
G2
5 6
ACES_85204-06001~D
ACES_85204-06001~D
32 KHz Clock
Same as Laguna
MEC5035_XTAL1
32.768K_12.5P_1TJS125DJ4A420P~D
32.768K_12.5P_1TJS125DJ4A420P~D
MEC5035_XTAL2
CKG_SMBDAT
1 2
CKG_SMBCLK
1 2
BC_DAT_ECE5028
1 2
BC_DAT_EMC4002
12
BC_DAT_ECE1077
12
DOCK_SMB_ALERT#
12
LCD_SMBCLK
1 2
LCD_SMBDAT
1 2
PBAT_SMBDAT
1 2
PBAT_SMBCLK
1 2
LPC_LDRQ#_MEC5035
12
CARD_SMBDAT
1 2
CARD_SMBCLK
1 2
HOST_DEBUG_TX
12
M_ON
12
AUX_ON DDR_ON SUS_ON ICH_ALW_ON
DOCK_POR_RST#
12
+3.3V_ALW
100K_0402_5%~D
100K_0402_5%~D
12
R574
R574
MSDATA MSCLK
1 2
R577 0_0402_5%~DR577 0_0402_5%~D
+3.3V_ALW
49.9_0402_1%~D
49.9_0402_1%~D
10K_0402_5%~D
10K_0402_5%~D
12
12
R580
R580
R581
R581
1 2 3 4 5 6
Y4
Y4
22P_0402_50V8J~D
22P_0402_50V8J~D
1
C674
C674
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
10K_0402_5%~D
10K_0402_5%~D
12
R575
R575
HOST_DEBUG_RX
10K_0402_5%~D
10K_0402_5%~D
10K_0402_5%~D
10K_0402_5%~D
12
12
R582
R582
14 23
22P_0402_50V8J~D
22P_0402_50V8J~D
1
2
10K_0402_5%~D
10K_0402_5%~D
12
R583
R583
C675
C675
C1055
C1055
1 2
R576
R576
10K_0402_5%~D
10K_0402_5%~D
R584
R584
1 2
JTAG_TDI JTAG_TMS JTAG_CLK JTAG_TDO
Place closely pin 58
CLK_PCI_5035
R588
R588
10_0402_5%~D
10_0402_5%~D
C673
C673
4.7P_0402_50V8C~D
4.7P_0402_50V8C~D
PBAT_SMBDAT<43> PBAT_SMBCLK<43>
DOCK_POR_RST#<35>
KYBRD_BKLT_PWM<39>
BC_CLK_EMC4002<18> BC_DAT_EMC4002<18> BC_INT#_EMC4002<18>
BC_INT#_ECE1077<39> BC_DAT_ECE1077<39>
BC_CLK_ECE1077<39> BC_INT#_ECE5028<37>
BC_DAT_ECE5028<37> BC_CLK_ECE5028<37>
EC_32KHZ_OUT<18>
12
1
2
CLK_TP_SIO<39> DAT_TP_SIO<39> CLK_KBD<35> DAT_KBD<35> CLK_MSE<35> DAT_MSE<35>
SUS_ON<40,41>
BREATH_LED#<35,42> ICH_ALW_ON<40>
SIO_EXT_SMI#<24>
SIO_RCIN#<23>
IRQ_SERIRQ<24,31,36,37>
PLTRST2#<22,37>
CLK_PCI_5035<6>
LPC_LFRAME#<23,36,37>
LPC_LAD0<23,36,37> LPC_LAD1<23,36,37> LPC_LAD2<23,36,37> LPC_LAD3<23,36,37> CLKRUN#<24,31,37>
SIO_EXT_SCI#<24>
MEC5035_XTAL2
4
+RTC_CELL
CLK_TP_SIO DAT_TP_SIO CLK_KBD DAT_KBD CLK_MSE DAT_MSE PBAT_SMBDAT PBAT_SMBCLK
JTAG_TDI JTAG_TDO JTAG_CLK JTAG_TMS JTAG_RST#
DOCK_POR_RST# SUS_ON
BREATH_LED# ICH_ALW_ON KYBRD_BKLT_PWM
BC_CLK_EMC4002 BC_DAT_EMC4002 BC_INT#_EMC4002
BC_INT#_ECE1077 BC_DAT_ECE1077 BC_CLK_ECE1077 BC_INT#_ECE5028 BC_DAT_ECE5028 BC_CLK_ECE5028
SIO_EXT_SMI# SIO_RCIN#
LPC_LDRQ#_MEC5035
IRQ_SERIRQ PLTRST2# CLK_PCI_5035 LPC_LFRAME# LPC_LAD0 LPC_LAD1 LPC_LAD2 LPC_LAD3 CLKRUN# SIO_EXT_SCI#
MEC5035_XTAL1
12
R587 0_0402_5%~DR587 0_0402_5%~D
1 2
R544
R544 0_0402_5%~D
0_0402_5%~D
U36
U36
PS/2 INTERFACE
PS/2 INTERFACE
9
GPIO007/I2C1D_DATA/PS2_CLK0B
10
GPIO010/I2C1D_CLK/PS2_DAT0B
75
GPIO110/PS2_CLK2/GPTP-IN6
76
GPIO111/PS2_DAT2/GPTP-OUT6
77
GPIO112/PS2_CLK1A
78
GPIO113/PS2_DAT1A
79
GPIO114/PS2_CLK0A
80
GPIO115/PS2_DAT0A
111
GPIO154/I2C1C_DATA/PS2_CLK1B
112
GPIO155/I2C1C_CLK/PS2_DAT1B
JTAG INTERFACE
JTAG INTERFACE
102
GPIO145/I2C1K_DATA/JTAG_TDI
103
GPIO146/I2C1K_CLK/JTAG_TDO
105
GPIO147/I2C1J_DATA/I2C2C_DATA/JTAG_CLK
106
GPIO150/I2C1J_CLK/I2C2C_CLK/JTAG_TMS
107
JTAG_RST#
FAN PWM & TACH
FAN PWM & TACH
41
GPIO050/FAN_TACH1
42
GPIO051/FAN_TACH2
43
GPIO052/FAN_TACH3
45
GPIO053/PWM0
46
GPIO054/PWM1
47
GPIO055/PWM2
48
GPIO056/PWM3
BC-LINK
BC-LINK
23
GPIO022/BCM_B_CLK/V_CLK
24
GPIO023/BCM_B_DAT/V_DATA
25
GPIO024/BCM_B_INT#/V_FRAME
35
GPIO042/BCM_C_INT#
36
GPIO043/BCM_C_DAT
37
GPIO044/BCM_C_CLK
38
GPIO045/LSBCM_D_INT#
39
GPIO046/LSBCM_D_DAT
40
GPIO047/LSBCM_D_CLK
85
GPIO121/BCM_A_INT#
86
GPIO122/BCM_A_DAT
87
GPIO123/BCM_A_CLK
HOST INTERFACE
HOST INTERFACE
11
GPIO011/nSMI
54
GPIO061/LPCPD#
55
LDRQ#
56
SER_IRQ
57
LRESET#
58
PCI_CLK
59
LFRAME#
60
LAD0
61
LAD1
62
LAD2
63
LAD3
64
CLKRUN#
66
GPIO100/nEC_SCI
MASTER CLOCK
MASTER CLOCK
122
XTAL1
124
XTAL2
117
GPIO160/32KHZ_OUT
L39
BLM18AG121SN1D_0603~D
BLM18AG121SN1D_0603~D
L39
+RTC_CELL_VBAT
1
C660
C660
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
AGND
VSS[1]26VSS[2]51VSS[3]74VSS[4]88VSS[5]
125
15mil
+5035_AGND
12
+3.3V_ALW
121
VBAT
20
113
VSS[7]
VSS[8]
53
VTR[1]21VTR[2]44VTR[3]65VTR[4]83VTR[5]
+VR_CAP
1
8mil
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
C661
C661
1
2
116
104
52
VTR[6]
VTR[7]4VTR[8]
MISC INTERFACE
MISC INTERFACE
GPIO021/RC_ID
GPIO025/UART_CLK
GPIO060/KBRST
GPIO101/ECGP_SCLK
GPIO102/ECGP_SOUT
GPIO103/ECGP_SIN
GPIO104/UART_TX
GPIO105/UART_RX
GPIO106/nRESET_OUT
GPIO116/MSDATA
GPIO117/MSCLK
GPIO127/A20M GPIO153/LED3 GPIO156/LED1 GPIO157/LED2
GENERAL PURPOSE I/O
GENERAL PURPOSE I/O
GPIO014/GPTP-IN7
GPIO015/GPTP-OUT7
GPIO016/GPTP-IN8
GPIO017/GPTP-OUT8
GPIO26/GPTP-IN1
GPIO27/GPTP-OUT1
GPIO30/GPTP-IN2
GPIO31/GPTP-OUT2
GPIO032/GPTP-IN3
GPIO040/GPTP-OUT3
GPIO124/GPTP-OUT5
GPIO125/GPTP-IN5 GPIO151/GPTP-IN4
GPIO152/GPTP-OUT4
SMBUS INTERFACE
SMBUS INTERFACE
GPIO003/I2C1A_DATA
GPIO004/I2C1A_CLK
GPIO005/I2C1B_DATA
GPIO006/I2C1B_CLK
GPIO012/I2C1H_DATA/I2C2D_DATA
GPIO013/I2C1H_CLK/I2C2D_CLK
GPIO130/I2C2A_DATA
GPIO131/I2C2A_CLK
GPIO132/I2C1G_DATA
GPIO140/I2C1G_CLK
GPIO141/I2C1F_DATA/I2C2B_DATA
GPIO142/I2C1F_CLK/I2C2B_CLK
GPIO143/I2C1E_DATA
GPIO144/I2C1E_CLK
DELL PWR SW INF
DELL PWR SW INF
VR_CAP[1]22VSS_RO
thermal GND
MEC5035_XVTQFP128_14X14~D
MEC5035_XVTQFP128_14X14~D
101
129
15mil
+5035_VSS
1 2
L40
L40 BLM18AG121SN1D_0603~D
BLM18AG121SN1D_0603~D
C671
C671
4.7U_0603_6.3V4Z~D
4.7U_0603_6.3V4Z~D
3
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C662
C662
2
VCC_PRWGD
nFWP
GPIO001 GPIO002
GPIO020
GPIO041 GPIO107 GPIO120
GPIO126
BGPO0 VCI_IN2# VCI_OUT VCI_IN1# VCI_IN0#
VCI_OVRD_IN
VCI_IN3#
10U_0805_10V4Z~D
10U_0805_10V4Z~D
1
C663
C663
2
19 27 49 50 67 68 69 70 71 72 81 82 92 110 114 115 123
2 3 14 15 16 17 18 28 29 30 31 32 33 34 73 84 89 90 91 108 109
5 6 7 8 12 13 93 94 95 96 97 98 99 100
118 119 120 126 127 128 1
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
1
C664
C664
C665
C665
2
2
RC_ID DDR_ON RUNPWROK ICH_LAN_RST#
HOST_DEBUG_TX HOST_DEBUG_RX RESET_OUT# MSDATA MSCLK SIO_A20GATE PS_ID BAT1_LED# BAT2_LED# FWP#
SIO_SLP_M# DOCK_SMB_ALERT# ME_WOL_EN ME_SUS_PWR_ACK
1.8V_SUS_PWRGD ICH_CL_PWROK
3.3V_LAN_PWRGD
1.05V_M_PWRGD ALW_PWRGD_3V_5V SUSPWROK SIO_SLP_S5# BEEP AUX_ON
M_ON ICH_RSMRST# AC_PRESENT SIO_PWRBTN#
DOCK_SMB_DAT DOCK_SMB_CLK LCD_SMBDAT LCD_SMBCLK CKG_SMBDAT CKG_SMBCLK
ACAV_IN_NB CARD_SMBDAT
CARD_SMBCLK
SNIFFER/INSTANT_SW# ALWON EN_CELL_CHARGER_DET# POWER_SW_IN# ACAV_IN DOCK_PWR_SW#
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
1
C667
C667
C666
C666
2
2
DDR_ON <46>
RUNPWROK <37,41,47>
ICH_LAN_RST# <24>
HOST_DEBUG_TX <34> HOST_DEBUG_RX <34>
RESET_OUT# <41>
MSDATA <34>
MSCLK <34>
SIO_A20GATE <23>
PS_ID <43> BAT1_LED# <42> BAT2_LED# <42>
SIO_SLP_M# <24>
DOCK_SMB_ALERT# <35,43>
ME_WOL_EN <24>
ME_SUS_PWR_ACK <24>
1.8V_SUS_PWRGD <46> ICH_CL_PWROK <10,24>
3.3V_LAN_PWRGD <41>
1.05V_M_PWRGD <45> ALW_PWRGD_3V_5V <44>
SUSPWROK <41>
SIO_SLP_S5# <24>
BEEP <27>
AUX_ON <40> ODD_DET# <24,26>
3.3V_M_PWRGD <18,41>
AUX_EN_WOWL <34>
SIO_SLP_S4# <24>
M_ON <40,45> ICH_RSMRST# <24>
AC_PRESENT <24>
SIO_PWRBTN# <24>
DOCK_SMB_DAT <35> DOCK_SMB_CLK <35> LCD_SMBDAT <19>
LCD_SMBCLK <19> CKG_SMBDAT <6,27,48> CKG_SMBCLK <6,27,48>
AMT_SMBDAT <24>
AMT_SMBCLK <24>
ACAV_IN_NB <37,48> CARD_SMBDAT <32,34>
CARD_SMBCLK <32,34>
ALWON <44> EN_CELL_CHARGER_DET# <33>
ACAV_IN <18,48>
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C668
C668
2
Bat2 = Amber LED Bat1 = Blue LED
20mA drive pins
2
+RTC_CELL
12
R539
R539 100K_0402_5%~D
100K_0402_5%~D
POWER_SW_IN#<18> POWER_SW#_MB <31,39>
+RTC_CELL
DOCK_PWR_SW#
+RTC_CELL
5
1
P
IN1
4
O
2
IN2
G
74AHC1G08GW_SOT353-5~D
74AHC1G08GW_SOT353-5~D
3
U57
U57
R445 0_0402_5%~DR445 0_0402_5%~D
POWER_SW_IN#
12
R550
R550 100K_0402_5%~D
100K_0402_5%~D
1 2
R554 1K_0402_5%~DR554 1K_0402_5%~D
1
2
C670
C670 1U_0603_10V4Z~D
1U_0603_10V4Z~D
+3.3V_ALW
R578
R578 10K_0402_5%~D
10K_0402_5%~D
1 2
FWP#
R586
@R586
@
10K_0402_5%~D
10K_0402_5%~D
1 2
+3.3V_ALW
R266
R266 1K_0402_5%~D
1K_0402_5%~D
1 2
RC_ID
4700P_0402_25V7K~D
4700P_0402_25V7K~D
1
C480
C480
2
1 2
@
@
C100 0.1U_0402_16V4Z~D
C100 0.1U_0402_16V4Z~D
SNIFFER_PWR_SW# INSTANT_ON_SW#
@
@
12
1
C659
C659 1U_0603_10V4Z~D
1U_0603_10V4Z~D
2
1 2
C669
@C669
@
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
DOCK_PWR_BTN# <35>DOCK_PWR_SW#<18>
INSTANT_ON_SW# SNIFFER_PWR_SW#
EN_CELL_CHARGER_DET#
SNIFFER/INSTANT_SW#
INSTANT_ON_SW# DOCK_SMB_DAT DOCK_SMB_CLK
JTAG_RST#
SNIFFER_PWR_SW# <31> INSTANT_ON_SW# <31,37>
R541 1K_0402_5%~DR541 1K_0402_5%~D
1 2
C658
@C658
@
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
1 2
D68 RB751S40T1_SOD523-2~DD68 RB751S40T1_SOD523-2~D
CLK_KBD DAT_KBD CLK_MSE DAT_MSE AC_PRESENT
+3.3V_ALW
R579
R579 10K_0402_5%~D
10K_0402_5%~D
1=JTAG interface Reset disabled
1 2
0=Reset JTAG interface
12
@
@
R585
R585
100_0402_1%~D
100_0402_1%~D
EC_JTAG_RST_PAD1
EC_JTAG_RST_PAD1
1
R560 100K_0402_5%~D@ R560 100K_0402_5%~D@
12
R562 100K_0402_5%~DR562 100K_0402_5%~D
1 2
R876 200K_0402_5%~DR876 200K_0402_5%~D
12
2 1
R921 100K_0402_5%~D
R921 100K_0402_5%~D
1 2
@
@
R933 100K_0402_5%~DR933 100K_0402_5%~D
1 2
R565 2.2K_0402_5%~DR565 2.2K_0402_5%~D
12
R567 2.2K_0402_5%~DR567 2.2K_0402_5%~D
12
R569 4.7K_0402_5%~DR569 4.7K_0402_5%~D
12
R570 4.7K_0402_5%~DR570 4.7K_0402_5%~D
12
R571 4.7K_0402_5%~DR571 4.7K_0402_5%~D
12
R572 4.7K_0402_5%~DR572 4.7K_0402_5%~D
12
R573 10K_0402_5%~DR573 10K_0402_5%~D
1 2
1
C80
C80
2
0.1U_0402_16V7K~D
0.1U_0402_16V7K~D
@SHORT PADS~D
@SHORT PADS~D
1
1
2
2
+RTC_CELL
+3.3V_ALW
+5V_RUN
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
5
4
3
2
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
EMC5035
EMC5035
EMC5035
LA-4041P
LA-4041P
LA-4041P
1
38 56Friday, June 13, 2008
38 56Friday, June 13, 2008
38 56Friday, June 13, 2008
1.0
1.0
1.0
of
of
of
Page 39
5
4
3
2
+5V_ALW
4.7K_0402_5%~D
4.7K_0402_5%~D
4.7K_0402_5%~D
4.7K_0402_5%~D
12
12
R1094
R1094
R1093
R1093
+5V_RUN
4.7K_0402_5%~D
4.7K_0402_5%~D
12
4.7K_0402_5%~D
4.7K_0402_5%~D
12
@
@
R594
R594
@
@
R595
R595
1
D D
TP_CLK TP_DATA
SD05.TCT_SOD323-2~D
SD05.TCT_SOD323-2~D
SD05.TCT_SOD323-2~D
SD05.TCT_SOD323-2~D
@
@
@
@
D53
D53
D54
D54
2 1
2 1
TP_DATA TP_CLK
10P_0402_50V8J~D
10P_0402_50V8J~D
10P_0402_50V8J~D
10P_0402_50V8J~D
1
1
C680
C680
C681
C681
2
2
L41
L41
1 2
BLM18AG601SN1D_0603~D
BLM18AG601SN1D_0603~D
1 2
L42
L42 BLM18AG601SN1D_0603~D
BLM18AG601SN1D_0603~D
DAT_TP_SIO CLK_TP_SIO
10P_0402_50V8J~D
C682
C682
10P_0402_50V8J~D
1
C683
C683
2
10P_0402_50V8J~D
10P_0402_50V8J~D
1
2
DAT_TP_SIO <38> CLK_TP_SIO <38>
Place close to JTP1 connector
C C
JTP1
JTP1
1
1
BC_DAT_ECE1077<38>
BC_CLK_ECE1077<38> BC_INT#_ECE1077<38>
+3.3V_ALW
TP_CLK TP_DATA
+5V_RUN +5V_ALW
B B
+3.3V_RUN
KYBRD_BKLT_PWM<38>
TP_DET#<37>
KYBRD_BKLT_PWM TP_DET#
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
10
10
11
11
12
12
13
13
14
14
15
15
16
16
17
G1
18
G2
TYCO_1-1775737-6
TYCO_1-1775737-6
Close to JTP1
+5V_RUN +3.3V_RUN
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1
C678
C678
2
1
2
+3.3V_ALW
1
2
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
C679
C679
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
C771
C771
Power Switch for debug
POWER_SW#_MB<31,38>
POWER_SW#_MB
C684
@C684
@
100P_0402_50V8J~D
100P_0402_50V8J~D
1
2
1
@SHORT PADS~D
@SHORT PADS~D
1
@SHORT PADS~D
@SHORT PADS~D
1
PWR_SW1
PWR_SW1
2
2
Place on Top
1
PWR_SW2
PWR_SW2
2
2
Place on Bottom
http://hobi-elektronika.net/
A A
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
5
4
3
2
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc. Touch PAD/Int KB/LID
Touch PAD/Int KB/LID
Touch PAD/Int KB/LID
LA-4041P
LA-4041P
LA-4041P
39 56Friday, June 13, 2008
39 56Friday, June 13, 2008
39 56Friday, June 13, 2008
1
1.0
1.0
1.0
of
of
of
Page 40
5
4
3
2
1
DC/DC Interface
+15V_ALW
+3.3V_ALW2
12
R602
R602 100K_0402_5%~D
61
2
+3.3V_ALW2
12
R604
R604 100K_0402_5%~D
100K_0402_5%~D
SUS_ON_3.3V#
61
Q62A
Q62A 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
2
+3.3V_ALW2
12
R611
R611 100K_0402_5%~D
100K_0402_5%~D
M_ON_3.3V#
61
Q68A
Q68A 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
2
100K_0402_5%~D
ALW_ON_3.3V#
Q57A
Q57A 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
+15V_ALW
12
3
5
4
D D
ICH_ALW_ON<38>
C C
SUS_ON<38,41>
M_ON<38,45>
B B
12
R598
R598 100K_0402_5%~D
100K_0402_5%~D
ALW_ENABLE
3
Q57B
Q57B 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
5
4
+15V_ALW
12
R603
R603 100K_0402_5%~D
100K_0402_5%~D
SUS_ENABLE
3
Q62B
Q62B 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
5
4
100K_0402_5%~D
100K_0402_5%~D
R610
R610
M_ENABLE
Q68B
Q68B 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
+3.3V_ALW
+3.3V_ALW_ICH Source
+3.3V_ALW +3.3V_ALW_ICH
Q54
Q54 SI3456BDV-T1-E3_TSOP6~D
SI3456BDV-T1-E3_TSOP6~D
D
D
6
S
S
45
2
+3.3V_SUS Source
+3.3V_ALW
Q60
Q60 STS11NF30L_SO8~D
STS11NF30L_SO8~D
8 7
5
+3.3VM Source
Q66
Q66 SI3456BDV-T1-E3_TSOP6~D
SI3456BDV-T1-E3_TSOP6~D
D
D
6 2
1
G
G
1
G
G
3
1
2
4
1
C692
C692 4700P_0402_25V7K~D
4700P_0402_25V7K~D
2
S
S
45
3
1
C696
C696 4700P_0402_25V7K~D
4700P_0402_25V7K~D
2
1
C687
C687
2
10U_0805_10V4Z~D
10U_0805_10V4Z~D
C688
C688 3300P_0402_50V7K~D
3300P_0402_50V7K~D
+3.3V_SUS
1 2 36
10U_0805_10V4Z~D
10U_0805_10V4Z~D
1
C690
C690
2
+3.3V_M
10U_0805_10V4Z~D
10U_0805_10V4Z~D
20K_0402_5%~D
20K_0402_5%~D
12
1
C694
C694
2
12
R601
R601 20K_0402_5%~D
20K_0402_5%~D
20K_0402_5%~D
20K_0402_5%~D
12
R612
R612
R605
R605
Discharge Circuit
75_0603_5%~D
75_0603_5%~D
12
@R615
@
R615
2N7002W-7-F_SOT323-3~D
2N7002W-7-F_SOT323-3~D
13
D
D
@
M_ON_3.3V#
@
2
Q71
Q71
G
G
S
S
+5VRUN Source
+15V_ALW+3.3V_ALW2 +5V_ALW
12
R597
12
R599
R599 100K_0402_5%~D
100K_0402_5%~D
RUN_ON_5V#
61
Q56A
Q56A 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
RUN_ON<19,28,37,41>
2
R597 100K_0402_5%~D
100K_0402_5%~D
RUN_ENABLE
3
Q56B
Q56B 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
5
4
Q55
Q55 STS11NF30L_SO8~D
STS11NF30L_SO8~D
8 7
5
+5V_RUN 1 2
10U_0805_10V4Z~D
10U_0805_10V4Z~D
36
4
2200P_0402_50V7K~D
2200P_0402_50V7K~D
1
C689
C689
2
1
2
C686
C686
12
R600
R600
20K_0402_5%~D
20K_0402_5%~D
+3.3V_RUN Source
NTMS4107NR2G_SO8~D
NTMS4107NR2G_SO8~D Q61
+3.3V_ALW+3.3V_ALW2 +15V_ALW
12
R606
R606 100K_0402_5%~D
12
R608
R608 100K_0402_5%~D
100K_0402_5%~D
RUN_ON_3V#
61
Q64A
Q64A 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
3.3V_RUN_ON<37>
+3.3V_M+1.05V_M
1K_0402_5%~D
1K_0402_5%~D
@R616
@
12
R616
2N7002W-7-F_SOT323-3~D
2N7002W-7-F_SOT323-3~D
13
D
D
@
@
2
Q72
Q72
G
G
S
S
1.05V_RUN_ON<37>
2
12
R617
R617 100K_0402_5%~D
100K_0402_5%~D
RUN_ON_1.05V#
61
Q70A
Q70A 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
2
100K_0402_5%~D
3
5
Q64B
Q64B 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
4
12
R613
R613 100K_0402_5%~D
100K_0402_5%~D
3
5
Q70B
Q70B 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
4
D30
@D30
@
RB751V_SOD323-2~D
RB751V_SOD323-2~D
R609
R609 0_0402_5%~D
0_0402_5%~D
+1.05V_M+3.3V_ALW2 +15V_ALW
D31
@D31
@
RB751V_SOD323-2~D
RB751V_SOD323-2~D
R618
R618 0_0402_5%~D
0_0402_5%~D
Q61
8 7
5
21
1 2
+1.05V_VCCP Source
NTMS4107NR2G_SO8~D
NTMS4107NR2G_SO8~D Q67
Q67
8 7
5
21
1 2
4
1
C693
C693 470P_0402_50V7K~D
470P_0402_50V7K~D
2
4
1
C697
C697 470P_0402_50V7K~D
470P_0402_50V7K~D
2
+3.3V_RUN
1 2 36
1 2 36
C691
C691
C695
C695
10U_0805_10V4Z~D
10U_0805_10V4Z~D
10U_0805_10V4Z~D
10U_0805_10V4Z~D
1
2
1
2
12
+1.05V_VCCP
12
R607
R607
R614
R614
20K_0402_5%~D
20K_0402_5%~D
20K_0402_5%~D
20K_0402_5%~D
+3.3V_ALW2
12
R620
R620 100K_0402_5%~D
100K_0402_5%~D
N21917830
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
61
Q74A
Q74A
AUX_ON<38>
A A
2
+15V_ALW
12
R619
R619 100K_0402_5%~D
100K_0402_5%~D
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
3
1
Q74B
Q74B
C698
C698 4700P_0402_25V7K~D
5
200K_0402_5%~D
200K_0402_5%~D
12
@
@
R629
R629
4
4700P_0402_25V7K~D
2
12
R621
@R621
@
470K_0402_5%~D
470K_0402_5%~D
ENAB_3VLAN <29>
SUS_ON_3.3V# ALW_ON_3.3V#
+3.3V_SUS
2
G
G
12
13
D
D
S
S
1K_0402_5%~D
1K_0402_5%~D
@R627
@
R627
2N7002W-7-F_SOT323-3~D
2N7002W-7-F_SOT323-3~D
@
@
Q81
Q81
+3.3V_ALW_ICH
12
13
D
D
2
G
G
S
S
1K_0402_5%~D
1K_0402_5%~D
@R628
@
R628
2N7002W-7-F_SOT323-3~D
2N7002W-7-F_SOT323-3~D
Discharge Circuit
@
@
RUN_ON_5V#
Q82
Q82
2
G
G
12
13
D
D
S
S
1K_0402_5%~D
1K_0402_5%~D
@ R622
@
R622
2N7002W-7-F_SOT323-3~D
2N7002W-7-F_SOT323-3~D
+1.5V_RUN +0.9V_DDR_VTT +3.3V_RUN+5V_RUN
1K_0402_5%~D
1K_0402_5%~D
12
@ R623
@
R623
2N7002W-7-F_SOT323-3~D
2N7002W-7-F_SOT323-3~D
13
D
D
@
@
@
Q76
Q76
@
2
Q77
Q77
G
G
S
S
1K_0402_5%~D
1K_0402_5%~D
12
@ R624
@
R624
2N7002W-7-F_SOT323-3~D
2N7002W-7-F_SOT323-3~D
13
D
D
@
@
2
G
G
RUN_ON_3V# RUN_ON_1.05V#
Q78
Q78
S
S
39_0402_5%~D
39_0402_5%~D
12
R625
R625
2N7002W-7-F_SOT323-3~D
2N7002W-7-F_SOT323-3~D
13
D
D
2
Q79
Q79
G
G
S
S
+1.05V_VCCP
2
G
G
12
13
D
D
S
S
1K_0402_5%~D
1K_0402_5%~D
@ R626
@
R626
2N7002W-7-F_SOT323-3~D
2N7002W-7-F_SOT323-3~D
@
@
Q80
Q80
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
5
4
3
2
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc. POWER CONTROL
POWER CONTROL
POWER CONTROL
LA-4041P
LA-4041P
LA-4041P
40 56Friday, June 13, 2008
40 56Friday, June 13, 2008
40 56Friday, June 13, 2008
1
of
of
of
Page 41
5
4
3
2
1
@
@
2.5V_RUN_PWRGD<18,37>
1.5V_RUN_PWRGD<45>
+5V_RUN
D D
C C
1
2
+3.3V_RUN
1
2
+3.3V_SUS
2 1
D32
D32
RB751V_SOD323-2~D
RB751V_SOD323-2~D
C702
C702
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2 1
D33
D33
RB751V_SOD323-2~D
RB751V_SOD323-2~D
C704
C704
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
D34
D34 RB751V_SOD323-2~D
RB751V_SOD323-2~D
2 1
1
C707
C707
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
12
12
200K_0402_5%~D
200K_0402_5%~D
12
R642
R642
200K_0402_5%~D
200K_0402_5%~D
R634
R634
200K_0402_5%~D
200K_0402_5%~D
R638
R638
10K_0402_5%~D
10K_0402_5%~D
2200P_0402_50V7K~D
2200P_0402_50V7K~D
1
2
R633
R633
10K_0402_5%~D
10K_0402_5%~D
1 2
1
C703
C703
2200P_0402_50V7K~D
2200P_0402_50V7K~D
2
1 2
R637
R637
10K_0402_5%~D
10K_0402_5%~D
1
C705
C705
2200P_0402_50V7K~D
2200P_0402_50V7K~D
2
R641
R641
1 2
C708
C708
+5V_ALW
B
B
2
+3.3V_ALW
B
B
2
+3.3V_ALW
E
E
3
B
B
Q88
Q88
2
MMBT3906WT1G_SC70-3~D
MMBT3906WT1G_SC70-3~D
C
C
1
200K_0402_5%~D
200K_0402_5%~D
12
R643
R643
E
E
3
Q83
Q83
MMBT3906WT1G_SC70-3~D
MMBT3906WT1G_SC70-3~D
C
C
1
R635
R635
4.7K_0402_5%~D
4.7K_0402_5%~D
1 2
E
E
3
Q85
Q85
MMBT3906WT1G_SC70-3~D
MMBT3906WT1G_SC70-3~D
C
C
1
R639
R639
4.7K_0402_5%~D
4.7K_0402_5%~D
1 2
D35
D35 RB751V_SOD323-2~D
RB751V_SOD323-2~D
2 1
C
C
Q84
Q84
2
B
B
MMST3904-7-F_SOT323-3~D
MMST3904-7-F_SOT323-3~D
E
E
3 1
C
C
Q86
Q86
2
B
B
MMST3904-7-F_SOT323-3~D
MMST3904-7-F_SOT323-3~D
E
E
3 1
+3.3V_ALW
8
P
A3Y
G
U39C
U39C 74LVC3G14DC_VSSOP8~D
74LVC3G14DC_VSSOP8~D
4
5
R630 0_0402_5%~D
R630 0_0402_5%~D R631 0_0402_5%~DR631 0_0402_5%~D
12 12
+3.3V_SUS
12
1
2
100K_0402_5%~D
100K_0402_5%~D
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
R632
R632
C701
C701
+3.3V_ALW
C699
C699
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1 2
8
P
7
A1Y
G
U39A
U39A 74LVC3G14DC_VSSOP8~D
74LVC3G14DC_VSSOP8~D
4
IMVP_PWRGD<24,37,47,49> RESET_OUT#<38>
RUN_ON<19,28,37,40>
SUS_ON<38,40>
IMVP_PWRGD RESET_OUT#
+3.3V_ALW
8
P
2
A6Y
G
U39B
U39B 74LVC3G14DC_VSSOP8~D
74LVC3G14DC_VSSOP8~D
4
3.3V_5V_SUS_PWRGD
+3.3V_ALW
13
IN1
12
IN2
1 2
R636
R636 0_0402_5%~D
0_0402_5%~D
10
14
P
OUT
G
7
ICH_PWRGD
11
U40D
U40D 74VHC08MTCX_NL_TSSOP14~D
74VHC08MTCX_NL_TSSOP14~D
+3.3V_ALW
1
IN1
2
IN2
+3.3V_ALW
IN1
9
IN2
14
P
OUT
G
7
14
P
OUT
G
7
C700
C700
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1 2
U40A
U40A 74VHC08MTCX_NL_TSSOP14~D
74VHC08MTCX_NL_TSSOP14~D
3
8
U40C
U40C 74VHC08MTCX_NL_TSSOP14~D
74VHC08MTCX_NL_TSSOP14~D
100K_0402_5%~D
100K_0402_5%~D
R640
R640
2
G
G
+3.3V_ALW
4
IN1
5
IN2
+3.3V_M
14
P
OUT
G
7
12
ICH_PWRGD#
13
D
D
Q87
Q87 2N7002W-7-F_SOT323-3~D
2N7002W-7-F_SOT323-3~D
S
S
U40B
U40B 74VHC08MTCX_NL_TSSOP14~D
74VHC08MTCX_NL_TSSOP14~D
RUNPWROK
6
ICH_PWRGD# <18>
RUNPWROK <37,38,47>
SUSPWROK <38>
IO board
H2
@H_3P0H2@H_3P0
1
H19
H19
@H_3P8
@H_3P8
1
H3
@H_3P0H3@H_3P0
@H_4P2
@H_4P2
1
H16
H16
1
H1
@H_3P0H1@H_3P0
1
B B
H18
H18
@H_4P2
@H_4P2
1
CPU x 4
A A
FD1
@FD1
@
1
FIDUCIAL MARK~D
FIDUCIAL MARK~D
FD3
@FD3
@
1
FIDUCIAL MARK~D
FIDUCIAL MARK~D
FD2
@FD2
@
1
FIDUCIAL MARK~D
FIDUCIAL MARK~D
FD4
@FD4
@
1
FIDUCIAL MARK~D
FIDUCIAL MARK~D
5
H4
@H_3P0H4@H_3P0
@H_3P9
@H_3P9
1
H17
H17
1
H5
@H_3P0H5@H_3P0
1
H14
H14
@H_5P3
@H_5P3
1
eDOCK x 2
H6
@H_3P0H6@H_3P0
1
H15
H15
@H_5P3
@H_5P3
1
H7
@H_3P0H7@H_3P0
1
H20
H20
@H_2P2
@H_2P2
H25
H25
H_5P0
H_5P0
1
1
H8
@H_3P0H8@H_3P0
@
@
1
H21
H21
H_3P75
H_3P75
1
H9
@H_3P0H9@H_3P0
H_6P1
H_6P1
H10
H10
H11
H11
@H_3P0
@H_3P0
@H_3P0
@H_3P0
1
1
H24
H24
1
1
EMI CLIP
CLIP1
CLIP1 EMI_CLIP
EMI_CLIP
CLIP2
CLIP2 EMI_CLIP
EMI_CLIP
GND
GND
H12
H12
@H_3P0
@H_3P0
1
1
H13
H13
@H_3P0
@H_3P0
1
1
+3.3V_M
1
C709
C709
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
+3.3V_LAN
1
C714
C714
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
2
D36
D36 RB751V_SOD323-2~D
RB751V_SOD323-2~D
2 1
D40
D40 RB751V_SOD323-2~D
RB751V_SOD323-2~D
2 1
R644
R644
10K_0402_5%~D
10K_0402_5%~D
1 2
2200P_0402_50V7K~D
2200P_0402_50V7K~D
200K_0402_5%~D
200K_0402_5%~D
12
1
C710
C710
R645
R645
2
R651
R651
10K_0402_5%~D
10K_0402_5%~D
1 2
2200P_0402_50V7K~D
2200P_0402_50V7K~D
200K_0402_5%~D
200K_0402_5%~D
12
1
C715
C715
R652
R652
2
E
E
3
B
B
Q89
Q89
2
MMBT3906WT1G_SC70-3~D
MMBT3906WT1G_SC70-3~D
C
C
1
200K_0402_5%~D
200K_0402_5%~D
12
R646
R646
E
E
3
B
B
Q91
Q91
2
MMBT3906WT1G_SC70-3~D
MMBT3906WT1G_SC70-3~D
C
C
1
200K_0402_5%~D
200K_0402_5%~D
12
R653
R653
2 1
D37
D37 RB751V_SOD323-2~D
RB751V_SOD323-2~D
2 1
D41
D41 RB751V_SOD323-2~D
RB751V_SOD323-2~D
+3.3V_ALW+3.3V_ALW
8
P
7
A1Y
G
U41A
U41A 74LVC3G14DC_VSSOP8~D
74LVC3G14DC_VSSOP8~D
4
+3.3V_ALW+3.3V_ALW
C713
C713
0.1U_0402_16V4Z~D
0.1U_0402_16V4Z~D
1 2
8
P
2
A6Y
G
U41B
U41B 74LVC3G14DC_VSSOP8~D
74LVC3G14DC_VSSOP8~D
4
DELL CONFIDENTIAL/PROPRIETARY
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
4
3
2
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
ICH_PWRGD <10,24>
3.3V_M_PWRGD <18,38>
3.3V_LAN_PWRGD <38>
Compal Electronics, Inc.
Compal Electronics, Inc.
Compal Electronics, Inc. Power Sequence & ME Part
Power Sequence & ME Part
Power Sequence & ME Part
LA-4041P
LA-4041P
LA-4041P
41 56Friday, June 13, 2008
41 56Friday, June 13, 2008
41 56Friday, June 13, 2008
of
of
1
of
Page 42
5
R995
R995
100K_0402_5%~D
100K_0402_5%~D
61
Q145A
Q145A
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
1 2
100K_0402_5%~D
100K_0402_5%~D
61
Q144A
Q144A
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
3
61
D67
D67
SDM10U45-7_SOD523-2~D
SDM10U45-7_SOD523-2~D
3
+5V_RUN
2
1 2
MASK_BASE_LEDS#
R998
R998
SYS_LED_MASK#
2
2
21
+5V_RUN
2
Q94
Q94 DDTA114EUA-7-F_SOT323-3~D
DDTA114EUA-7-F_SOT323-3~D
1 3
R661 1K_0402_5%~DR661 1K_0402_5%~D
SNIFFER LED
@
@
1 2
R667 220_0402_5%~D
R667 220_0402_5%~D
1 2
R668 1K_0402_5%~DR668 1K_0402_5%~D
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D Q145B
Q145B
4
5
Q144B
Q144B 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
4
5
+5V_RUN
HDD LED solution for Blue LED
1 3
WLAN LED solution for Blue LED
Q97
Q97 DDTA114EUA-7-F_SOT323-3~D
DDTA114EUA-7-F_SOT323-3~D
1 3
WWAN LED solution for Blue LED
Q115
Q115 DDTA114EUA-7-F_SOT323-3~D
DDTA114EUA-7-F_SOT323-3~D
1 3
R125 1K_0402_5%~DR125 1K_0402_5%~D
WPAN LED solution for Blue LED
1 2
SNIFFER_YELLOW
SNIFFER_BLUE
+3.3V_ALW
+3.3V_ALW
2
+3.3V_ALW
@
@
+5V_ALW
4
4
61
1 3
1 3
2
+3.3V_ALW
2
2N7002DW-7-F_SOT363-6~D
2N7002DW-7-F_SOT363-6~D Q156B
Q156B
5
2N7002DW-7-F_SOT363-6~D
2N7002DW-7-F_SOT363-6~D Q156A
Q156A
2
2N7002DW-7-F_SOT363-6~D
2N7002DW-7-F_SOT363-6~D Q158B
Q158B
5
Q100
Q100 DDTA114EUA-7-F_SOT323-3~D
DDTA114EUA-7-F_SOT323-3~D
Q102
Q102 DDTA114EUA-7-F_SOT323-3~D
DDTA114EUA-7-F_SOT323-3~D
5
1
P
NC
BREATH_LED#<35,38>
D D
SATA_ACT#_R<23>
C C
LED_WLAN_OUT#<34>
LED_WWAN_OUT#<34>
B B
LED_WPAN_OUT#<34>
MASK_BASE_LEDS#
SNIFFER_YELLOW#<37>
A A
SNIFFER_BLUE#<37>
4
A2Y
G
U42
U42
3
NC7SZ04P5X_NL_SC70-5~D
NC7SZ04P5X_NL_SC70-5~D
+3.3V_RUN
12
R654
R654 10K_0402_5%~D
10K_0402_5%~D
MASK_BASE_LEDS#
+3.3V_WLAN +5V_RUN
12
R662
R662 100K_0402_5%~D
100K_0402_5%~D
MASK_BASE_LEDS#
+3.3V_RUN
12
R206
R206 100K_0402_5%~D
100K_0402_5%~D
MASK_BASE_LEDS#
+3.3V_RUN
R660
R660
Q158A
Q158A
1 2
2N7002DW-7-F_SOT363-6~D
2N7002DW-7-F_SOT363-6~D
10K_0402_5%~D
10K_0402_5%~D
2
2
5
4
3
3
2
2
Q92
Q92 DDTA114EUA-7-F_SOT323-3~D
DDTA114EUA-7-F_SOT323-3~D
1 2
R659 1K_0402_5%~DR659 1K_0402_5%~D
LED 2.3mA
LTST-C191TBKT-5A BLU_0603~D
LTST-C191TBKT-5A BLU_0603~D
WLAN_LED
1 2
R663 1K_0402_5%~DR663 1K_0402_5%~D
LED 2.3mA
WWAN_LED
1 2
LED 2.3mA
LTST-C191TBKT-5A BLU_0603~D
LTST-C191TBKT-5A BLU_0603~D
D43
D43
WPAN_LED
SNIFFER_YELLOW <31>
SNIFFER_BLUE <31>
LED 2.3mA
4
+5V_ALW
Q143
Q143
1 3
DDTA114EUA-7-F_SOT323-3~D
DDTA114EUA-7-F_SOT323-3~D
R997
R997
1 2
100_0402_5%~D
100_0402_5%~D
+5V_ALW
Q147
Q147
1 3
DDTA114EUA-7-F_SOT323-3~D
DDTA114EUA-7-F_SOT323-3~D
1 2
R1000 1K_0402_5%~DR1000 1K_0402_5%~D
LED 2.3mA
SATA_LED
D42
D42
LTST-C191TBKT-5A BLU_0603~D
LTST-C191TBKT-5A BLU_0603~D
12
D45
D45
12
D61
D61
LTST-C191TBKT-5A BLU_0603~D
LTST-C191TBKT-5A BLU_0603~D
12
LED 2.3mA
LID_CL#<31,37>
SYS_LED_MASK#<37>
BREATH_BLUE_LED_IO
LED 19mA
BREATH_BLUE_LED_LCD
12
LID_CL# SYS_LED_MASK#
3
BREATH_BLUE_LED_IO <31>
BREATH_BLUE_LED_LCD <19>
CAP_LED#<37>
NUM_LED#<37>
SCRL_LED#<37>
2
1 3
Mask All LEDs (Sniffer Function) Mask Base MB LEDs (Lid Closed) Do not Mask LEDs (Lid Opened)
+3.3V_ALW
5
1
P
IN1
MASK_BASE_LEDS#
4
O
2
IN2
G
74AHC1G08GW_SOT353-5~D
74AHC1G08GW_SOT353-5~D
3
U65
U65
3
BAT2_LED#<38>
BAT1_LED#<38>
+5V_ALW
2
2
Q121
Q121 DDTA114EUA-7-F_SOT323-3~D
DDTA114EUA-7-F_SOT323-3~D
1 3
Q122
Q122 DDTA114EUA-7-F_SOT323-3~D
DDTA114EUA-7-F_SOT323-3~D
LED Circuit Control Table
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
2
+5V_ALW
+3.3V_ALW
5
1
P
NC
4
A2Y
G
U43
U43
3
NC7SZ04P5X_NL_SC70-5~D
NC7SZ04P5X_NL_SC70-5~D
+3.3V_ALW
5
1
P
NC
4
A2Y
G
U44
U44
3
NC7SZ04P5X_NL_SC70-5~D
NC7SZ04P5X_NL_SC70-5~D
2
5
Q159A
Q159A
+3.3V_ALW
Q159B
Q159B
12
R656
R656 100K_0402_5%~D
100K_0402_5%~D
61
+5V_ALW
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
Q160A
Q160A
2
12
R671
R671 100K_0402_5%~D
100K_0402_5%~D
3
+3.3V_ALW
4
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
Q160B
Q160B
5
12
R658
R658 100K_0402_5%~D
100K_0402_5%~D
61
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
12
R664
R664 100K_0402_5%~D
100K_0402_5%~D
3
4
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
+5V_ALW
2
1 3
Q161A
Q161A
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
2
SYS_LED_MASK#
+3.3V_ALW
2
1 3
Q161B
Q161B
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
4
5
SYS_LED_MASK#
Q99
Q99 DDTA114EUA-7-F_SOT323-3~D
DDTA114EUA-7-F_SOT323-3~D
LED 2.3mA
1 2
R665 1K_0402_5%~DR665 1K_0402_5%~D
+5V_ALW
Q103
Q103 DDTA114EUA-7-F_SOT323-3~D
DDTA114EUA-7-F_SOT323-3~D
61
2
1 3
BATT_BLUE_ON_LCD
Q101
Q101 DDTA114EUA-7-F_SOT323-3~D
DDTA114EUA-7-F_SOT323-3~D
1 2
R666 150_0402_5%~DR666 150_0402_5%~D
+3.3V_ALW
Q104
Q104 DDTA114EUA-7-F_SOT323-3~D
DDTA114EUA-7-F_SOT323-3~D
2
3
1 3
BATT_YELLOW_ON_LCD
http://hobi-elektronika.net/
Q120
Q120 DDTA114EUA-7-F_SOT323-3~D
DDTA114EUA-7-F_SOT323-3~D
1 3
1 2
R556 1K_0402_5%~DR556 1K_0402_5%~D
1 2
R596 1K_0402_5%~DR596 1K_0402_5%~D
1 2
R655 1K_0402_5%~DR655 1K_0402_5%~D
LED 2.3mA ALL
SYS_LED_MASK#
0 10
Keyboard Status
R_CAP_LED#
R_NUM_LED#
R_SCRL_LED#
LID_CL#
X
11
D57
D57 LTST-C191TBKT-5A BLU_0603~D
LTST-C191TBKT-5A BLU_0603~D
D58
D58 LTST-C191TBKT-5A BLU_0603~D
LTST-C191TBKT-5A BLU_0603~D
D59
D59 LTST-C191TBKT-5A BLU_0603~D
LTST-C191TBKT-5A BLU_0603~D
MASK_BASE_LEDS#
2N7002W-7-F_SOT323-3~D
2N7002W-7-F_SOT323-3~D
12
12
12
2
G
G
Q150
Q150
2
+3.3V_LAN +3.3V_ALW
12
13
D
D
R1039
S
S
+3.3V_ALW +5V_ALW
@ R1039
@
0_0402_5%~D
0_0402_5%~D
+3.3V_RUN +5V_RUN
1
ON MB
BATT_BLUE_LED
Battery LED
D49
D49
BLUE
BLUE
2 1
34
YEL
YEL
LTST-C155TBJSKT_Blue/YEL~D
LTST-C155TBJSKT_Blue/YEL~D
2N7002W-7-F_SOT323-3~D
2N7002W-7-F_SOT323-3~D
MASK_BASE_LEDS#
Q90
Q90
D
D
1 3
2
LED 2.3mA
BATT_YELLOW_LED
ON LCD
0.1U_0402_25V4Z~D
0.1U_0402_25V4Z~D
@
@
1 2
0.1U_0402_25V4Z~D
0.1U_0402_25V4Z~D
@
@
1 2
0.1U_0402_25V4Z~D
0.1U_0402_25V4Z~D
@
@
1 2
0.1U_0402_25V4Z~D
0.1U_0402_25V4Z~D
@
@
1 2
0.1U_0402_25V4Z~D
0.1U_0402_25V4Z~D
@
@
0.1U_0402_25V4Z~D
0.1U_0402_25V4Z~D
@
@
C1014
C1014
C1015
C1015
C1017
C1017
C1018
C1018
1 2
1 2
C1021
C1021
C1022
C1022
1 2
R689 1K_0402_5%~DR689 1K_0402_5%~D
1 2
R690 150_0402_5%~DR690 150_0402_5%~D
+5V_ALW+3.3V_RUN
+PWR_SRC +3.3V_ALW
0.1U_0402_25V4Z~D
0.1U_0402_25V4Z~D
@
@
EMI Caps
BATT_BLUE_LED_LCD <19>
BATT_YELLOW_LED_LCD <19>
C1020
C1020
1 2
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc. LED
LED
LED
LA-4041P
LA-4041P
LA-4041P
1
42 56Friday, June 13, 2008
42 56Friday, June 13, 2008
42 56Friday, June 13, 2008
S
S
G
G
1.0
1.0
1.0
of
of
of
Page 43
5
4
3
2
1
+COINCELL
12
+3.3V_RTC_LDO
D D
+3.3V_ALW
ESD Diodes
2
3
2
3
PD3
PD2
2
3
1
12
0.47U_0402_6.3V6K
0.47U_0402_6.3V6K
IMD2AT-108_SC74-6~D
IMD2AT-108_SC74-6~D
12
12
PR16
PR16
@
@
0_0402_5%~D
0_0402_5%~D
5
PD2
DA204U_SOT323~D@
DA204U_SOT323~D@
PR3
PR3
100_0402_5%~D
100_0402_5%~D
1 2
DCIN_CBL_DET# <37>
PQ4B
PQ4B
2
16
PQ4A
PQ4A
IMD2AT-108_SC74-6~D
IMD2AT-108_SC74-6~D
Primary Battery Connector
FOX_BP02093-P5652-7F~D
FOX_BP02093-P5652-7F~D
11 10
12
PC3
PC3
2200P_0402_50V7K~D
2200P_0402_50V7K~D
C C
B B
PJPDC1
PJPDC1
1
1
2
2
-DCIN_JACK
3
3
4
4
5
5
A A
DC-IN cable@
DC-IN cable@
Part Number Description
Part Number Description
CONN SET 03N DCJACK-MB
CONN SET 03N DCJACK-MB
DC301003B0L
DC301003B0L
WDMD-DCJAL201-DF
WDMD-DCJAL201-DF
6
6
7
7
MOLEX_87437-0763
MOLEX_87437-0763
+DCIN_JACK
9
GND
9
8
GND
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
PBATT1
PBATT1
PC5
PC5
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
12
PC11
PC11
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
5
Z4304 Z4305 Z4306
NB_PSID
+3.3V_ALW
PD17
PD17
@
@
DA204U_SOT323~D
DA204U_SOT323~D
PR221
PR221
0_0402_5%~D
0_0402_5%~D
1 2
PC254
PC254
@
@
PL3
PL3
FBMJ4516HS720NT_1806~D
FBMJ4516HS720NT_1806~D
1 2
1
PD9
PD9
12
@
@
2
VZ0603M260APT_0603
VZ0603M260APT_0603
PC10
PC10
@
@
PL4
PL4
0.1U_0603_25V7K~D
FBMJ4516HS720NT_1806~D
FBMJ4516HS720NT_1806~D
0.1U_0603_25V7K~D
1 2
NB_AC_OFF_BJT<50> NB_AC_OFF <37,48,50>
PD3
1
DA204U_SOT323~D@
DA204U_SOT323~D@
PR4
PR4
100_0402_5%~D
100_0402_5%~D
1 2
PL2
PL2
BLM18BD102SN1D_0603~D
BLM18BD102SN1D_0603~D
12
+DC_IN
+DC_IN
12
PC4
PC4
1 2
PR14
PR14
43
0.022U_0805_50V7K
0.022U_0805_50V7K
4
1
100_0402_5%~D
100_0402_5%~D
1 2
FDS6679AZ_SO8~D
FDS6679AZ_SO8~D
1 2 3 6
1M_0402_5%~D
1M_0402_5%~D
PR5
PR5
PQ3
PQ3
PR17
PR17
1M_0402_5%
1M_0402_5%
2
3
PD4
PD4
1
DA204U_SOT323~D@
DA204U_SOT323~D@
PR6
@PR6
@
100_0402_5%~D
100_0402_5%~D
1 2
DC_IN+ Source
8 7
5
4
12
PR18
PR18
22K_0402_5%~D
22K_0402_5%~D
D
D
PQ5
PQ5
S
S
RHU002N06_SOT323
RHU002N06_SOT323
2
3
PD5
PD5
1
DA204U_SOT323~D@
DA204U_SOT323~D@
PC2
PR7
@ PR7
@
1 2
0_0402_5%~D
0_0402_5%~D
1 3
2
B
B
+DC_IN_SS
12
PR15
PR15
PC2
D
S
D
S
PQ1
PQ1 FDV301N_SOT23~D
FDV301N_SOT23~D
G
G
2
C
C
PQ2
PQ2 MMST3904-7-F_SOT323~D
MMST3904-7-F_SOT323~D
E
E
3 1
12
PC9
PC9
4.7K_0805_5%~D
4.7K_0805_5%~D
3
PBAT_SMBCLK <38> PBAT_SMBDAT <38>
PBAT_ALARM#
2
3
PR10
PR10
1 2
@
@
1
12
13
2
G
G
PD7
PD7 SM24_SOT23
SM24_SOT23
PC6
PC6
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
1 2
12
100K_0402_1%~D
100K_0402_1%~D
PR12
PR12
1 2
15K_0402_1%~D
15K_0402_1%~D
12
12
PC7
PC7
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
PR342
PR342
100K_0402_5%~D
100K_0402_5%~D
PC12
PC12
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
PC8
PC8
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
PL1
PL1
FBMA-L18-453215-900LMA90T_1812~D
FBMA-L18-453215-900LMA90T_1812~D
1 2
PJP1
PJP1
1 2
12
PAD-OPEN 4x4m
PAD-OPEN 4x4m
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
SLICE_BAT_PRES#<35,37,50>
2
3
PD6
PD6
DA204U_SOT323~D
DA204U_SOT323~D
PR9
PR9
33_0402_5%~D
33_0402_5%~D
1 2
12
10U_1206_25V6M~D
10U_1206_25V6M~D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
1
+5V_ALW
12
PR11
PR11
10K_0402_1%~D
10K_0402_1%~D
PBATT+
PR13
PR13
1 2
10K_0402_5%~D@
10K_0402_5%~D@
@
@
PD8
PD8
+3.3V_ALW+5V_ALW
PR8
PR8
+5V_ALW
DA204U_SOT323~D
DA204U_SOT323~D
+3.3V_ALW
12
PR2
PR2
10K_0402_1%~D
10K_0402_1%~D
PD32
PD32
RB751V-40_SOD323~D
RB751V-40_SOD323~D
1 2
2.2K_0402_5%~D
2.2K_0402_5%~D
2
3
1
PBAT_PRES# <37>
PQ61
PQ61
FDN338P_SOT23-3~D
FDN338P_SOT23-3~D
1
3
1
1 2
NB_PSID_TS5A63157
PSID_DISABLE# <37>
3
1 3
2
2
2
12
PC257
PC257
1500P_0402_7K~D
1500P_0402_7K~D
DOCK_PSID<35> GPIO_PSID_SELECT <37>
2
Z4012
3
2
PD1
PD1
1
BAT54CW_SOT323~D
BAT54CW_SOT323~D
DOCK_SMB_ALERT# <35,38>
PU1
PU1
1
NO
2
GND
NC3COM
TS5A63157DCKR_SC70-6~D
TS5A63157DCKR_SC70-6~D
COIN RTC Battery
PR1
PR1 1K_0402_5%~D
1K_0402_5%~D
+RTC_CELL
12
PC1
PC1 1U_0603_10V6K~D
1U_0603_10V6K~D
Move to power schematic
6
IN
5
+5V_ALW
V+
4
PS_ID <38>
DELL CONFIDENTIAL/PROPRIETARY
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
JRTC1
JRTC1
+COINCELL
Compal Electronics, Inc.
Compal Electronics, Inc.
Compal Electronics, Inc.
1
1
2
2
G1
3
3
G2
MOLEX_53398-0371~D
MOLEX_53398-0371~D
RTC BATTERY@
RTC BATTERY@
Part Number Description
Part Number Description
PCB 03P LA-4051P REV0 M/B
PCB 03P LA-4051P REV0 M/B
DAA00000R0L
DAA00000R0L
+DCIN
+DCIN
+DCIN LA-4041P
LA-4041P
LA-4041P
1
4 5
0.5
0.5
43 56Friday, June 13, 2008
43 56Friday, June 13, 2008
43 56Friday, June 13, 2008
0.5
of
of
of
Page 44
5
4
3
2
1
+3.3V_ALWP/ +5V_ALWP/ +5V_ALW2 / +15V_ALWP
D D
C C
B B
A A
+PWR_SRC
VOUT1=5V L=3.0uH Fsw=400KHz D=? Output Ripple Current=?A Output Ripple Voltage=?A*25mOhm=?mV) Input Ripple Current=TDC*(D*(1-D))^0.5=3.28A
Component select Input CAP 10uF_1206_25V *2 Output Cap 330uF_D3L_6.3VM_R25(Sanyo_6TPE330ML) H_MOSFET FDS8880 L_MOSFET FDS6676AS(5.9/7.25mOhm@4.5V, 14.5A) Inductor 4.7U_HMU1356-4R7-R_10A(DELTA)
5 Volt +/-5% Thermal Design Current:5.99A Peck current: 8.56A OCP min: 10.3A
+5V_ALWP
1
+
+
PC32
PC32
2
330U_D3L_6.3VM_R25~D
330U_D3L_6.3VM_R25~D
+5V_ALWP
+3.3V_ALWP
12
PC33
PC33
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
PAD-OPEN 4x4m
PAD-OPEN 4x4m
PAD-OPEN 4x4m
PAD-OPEN 4x4m
PAD-OPEN 4x4m
PAD-OPEN 4x4m
PAD-OPEN 4x4m
PAD-OPEN 4x4m
PJP2
PJP2
1 2
PAD-OPEN 4x4m
PAD-OPEN 4x4m
PR30
PR30
@
@
0_0603_5%~D
0_0603_5%~D
PR34
PR34
0_0603_5%~D
0_0603_5%~D
GNDA_3V5V
PJP34
PJP34
1 2
PJP6
PJP6
1 2
PJP7
PJP7
1 2
PJP35
PJP35
1 2
5
1 2
1 2
+5V_ALW
+3.3V_ALW
FDS8880_NL_SO8~D
FDS8880_NL_SO8~D
PL5
PL5
3.0UH_HMP1362-3R0-R_17A_20%~D
3.0UH_HMP1362-3R0-R_17A_20%~D
NC
+DC1_PWR_SRC
12
PR22
PR22
PR23
PC27
PC27
1 2
PR24
32 31 30 29 28 27 26 25
PR21
@ PR21
@
10_0603_5%~D
10_0603_5%~D
158K_0402_1%
158K_0402_1%
+3.3V_ALW_UGATE
+3.3V_ALW_PHASE
PR33
PR33
2.2_0402_5%~D
2.2_0402_5%~D
1 2
PJP4
PJP4
1 2
PAD-OPEN1x1m
PAD-OPEN1x1m
+5V_VCC1
12
12
PC26
PC26
1U_0603_10V6K~D
1U_0603_10V6K~D
GNDA_3V5V
PR27
PR27
1 2
PR29 0_0402_5%~DPR29 0_0402_5%~D
12
POK2
12
PC31
PC31
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
+3.3V_ALW_LGATE
12
0_0402_5%~D
0_0402_5%~D PR25
PR25
PR26
@PR26
@
0_0402_5%~D
0_0402_5%~D
12
PR210 0_0402_5%~DPR210 0_0402_5%~D
GNDA_3V5V
12
GNDA_3V5V
EN_3V_5V
12
PC29
PC29
@
@
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
+3.3V_ALW
PR36
PR36
1 2
200K_0402_1%~D
200K_0402_1%~D
POK2
ALW_PWRGD_3V_5V
PQ9
PQ9
FDS6676AS_NL_SO8~D
FDS6676AS_NL_SO8~D
+3.3V_ALW
PR37
PR37
@
@
1 2
200K_0402_1%~D
200K_0402_1%~D
12
PR41
PR41
0_0402_5%~D
0_0402_5%~D
4
G
5
4
12
PC18
PC18
2200P_0402_50V7K~D
2200P_0402_50V7K~D
8
PQ7
PQ7
D6D5D7D
FDS8880_NL_SO8~D
FDS8880_NL_SO8~D
S
S
S
3
2
1
786
PC199
PC199
123
ALW_PWRGD_3V_5V <38>
12
12
PC19
PC19
PC20
PC20
0.1U_0805_50V7K
0.1U_0805_50V7K 10U_1206_25V6M~D
10U_1206_25V6M~D
PL6
PL6
3.0UH_HMP1362-3R0-R_17A_20%~D
3.0UH_HMP1362-3R0-R_17A_20%~D
12
NC
12
1000P_0603_50V7K~D
1000P_0603_50V7K~D
PR212
PR212
1 2
4.7_1206_5%~D
4.7_1206_5%~D
VOUT2=3.3V L=3.0uH Fsw=300KHz D=? Output Ripple Current=?A Output Ripple Voltage=?A*25mOhm=?mV Input Ripple Current=TDC*(D*(1-D))^0.5=3.28A
Component select Input CAP 10uF_1206_25V *2 Output Cap 220U_V_6.3VM_R25M(KEMET) H_MOSFET FDS8880 L_MOSFET FDS6676AS(5.9/7.25mOhm@4.5V, 14.5A) Inductor 3.0U_HMP1362-3R0-R_17A(DELTA)
12
12
PC22
PC22
PC21
PC21
10U_1206_25V6M~D
10U_1206_25V6M~D
10U_1206_25V6M~D
10U_1206_25V6M~D
3.3 Volt +/-5% Thermal Design Current: 7.80A Peak current: 11.15A OCP min: 13A
+3.3V_ALWP
12
PC34
PC34
1
12
+
+
PC35
PC35
2
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D 220U_V_6.3VM_R25M~D
220U_V_6.3VM_R25M~D
PR31
PR31
0_0402_5%~D
0_0402_5%~D
PR35
PR35
@
@
0_0402_5%~D
0_0402_5%~D
GNDA_3V5V
12
PC195
PC195
1
+
+
2
220U_V_6.3VM_R25M~D
220U_V_6.3VM_R25M~D
PJP3
PJP3
1 2
+5V_ALW2
PR20
PR20
PR19
PR19
0_0805_5%
0_0805_5%
0_0805_5%
0_0805_5%
1 2
12
PC24
PC24
GNDA_3V5V
GNDA_3V5V
12
+5V_ALW_UGATE
+5V_ALW_PHASE
+5V_ALWP
12
BAT54SW-7-F_SOT323-3~D
BAT54SW-7-F_SOT323-3~D
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
BAT54SW-7-F_SOT323-3~D
BAT54SW-7-F_SOT323-3~D
PJP5
PJP5
12
1 2
+3.3V_ALW2
12
1U_0603_25V6-K~D
1U_0603_25V6-K~D
PR28
PR28
137K_0402_1%
137K_0402_1%
1 2
ALW_PWRGD_3V_5V
12
PC30
PC30
PR32
PR32
2.2_0402_5%~D
2.2_0402_5%~D
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
1 2
+5V_ALW_LGATE
2 3
PD10
PD10
2 3
PD11
PD11
+15V_ALWP
PC25
PC25
1U_0603_10V6K~D
1U_0603_10V6K~D
GNDA_3V5V
+5V_ALWP
9 10 11 12 13 14 15 16
GNDA_3V5V
+5V_ALW_BOOT
PC36
PC36
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
1 2
1
PC39
PC39
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
1 2
1
200K_0402_1%~D
200K_0402_1%~D
12
PC40
PC40
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
12
12
PC14
PC14
PC13
PC13
0.1U_0805_50V7K
0.1U_0805_50V7K
2200P_0402_50V7K~D
2200P_0402_50V7K~D
8
PQ6
PQ6
D6D5D7D
4
G
S
S
S
3
2
1
12
PC198
PC198
ALWON<38>
THERM_STP#<18>
786
5
PQ8
4.7_1206_5%~D
4.7_1206_5%~D
123
PQ8 FDS6676AS_NL_SO8~D
FDS6676AS_NL_SO8~D
4
PR38
PR38
2K_0402_5%~D
2K_0402_5%~D
12
PR39
PR39
0_0402_5%~D
0_0402_5%~D
12
<BOM Structure>
<BOM Structure>
12
1000P_0603_50V7K~N
1000P_0603_50V7K~N
PR211
PR211
1 2
12
12
PC16
PC16
PC15
PC15
@
@
10U_1206_25V6M~D
10U_1206_25V6M~D
PC28
PC28
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
PC17
PC17
10U_1206_25V6M~D
10U_1206_25V6M~D
10U_1206_25V6M~D
10U_1206_25V6M~D
12
PR209
PR209
0_0402_5%~D
0_0402_5%~D
EN_3V_5V
PC38
PC38
PR40
PR40
1 2
200K_0402_5%
200K_0402_5%
+15V_ALW
PAD-OPEN1x1m
PAD-OPEN1x1m
(100mA,20mils ,Via NO.=1)
12
PU2
PU2
VSW VOUT1 VFB1 TRIP1 PGOOD1 EN1 DRVH1 LL1
PR42
PR42
33
3
PAD-OPEN1x1m
PAD-OPEN1x1m
6
7
8
LDO
LDOREFIN
VBST117DRVL118V5DRV19SECFB20GND21PGND22DRVL223VBST2
PAD
+5V_ALW2
PD12
PD12
1
BAT54CW_SOT323~D
BAT54CW_SOT323~D
2
12
PR43
PR43
39.2K_0402_1%~D
39.2K_0402_1%~D
GNDA_3V5V
EN_3V_5V
5
4
VIN
VREF3
EN_LDO
GNDA_3V5V
1 2
PC37
PC37
3
2
V5FILT
4.7U_0603_6.3V6K~D
4.7U_0603_6.3V6K~D
PC23
PC23
4.7U_0805_6.3V6K
4.7U_0805_6.3V6K
0_0402_5%~D@
0_0402_5%~D@
1 2
@PR23
@
0_0402_5%~D
0_0402_5%~D
1 2
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
1 2
@PR24
@
0_0603_5%~D
0_0603_5%~D
1
VREF2
TONSEL
REFIN2
TRIP2
VOUT2 SKIPSEL PGOOD2
EN2
DRVH2
LL2
SN0608098_QFN32_5X5~D
SN0608098_QFN32_5X5~D
24
+3.3V_ALW_BOOT
12
GNDA_3V5V
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
4
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
3
2
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
DC/DC +3V/ +5V
DC/DC +3V/ +5V
DC/DC +3V/ +5V LA-4041P
LA-4041P
LA-4041P
1
44 56Friday, June 13, 2008
44 56Friday, June 13, 2008
44 56Friday, June 13, 2008
0.5
0.5
0.5
of
of
of
Page 45
5
4
3
2
1
+DC2_PWR_SRC
+1.5V_RUN / +1.05V_M/ +3.3V_RTC_LDO
PJP8
PJP8
12
PC58
@ PC58
@
10U_1206_6.3V7K
10U_1206_6.3V7K
GNDA_1P5V_1P05V
1 2
PAD-OPEN 4x4m
PAD-OPEN 4x4m
PC59
PC59
1 2
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
1 2
PAD-OPEN 4x4m
PAD-OPEN 4x4m
5
12
PC41
PC41
10U_1206_25V6M~D
10U_1206_25V6M~D
3.3UH_FDVE0640-3R3M_7A_20%~D
3.3UH_FDVE0640-3R3M_7A_20%~D
PR55
PR55
1 2
0_0603_5%~D
0_0603_5%~D
@
@
PR56
PR56
0_0603_5%~D
0_0603_5%~D
1 2
@
@
PJP11
PJP11
12
12
PC43
PC43
PC42
PC42
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D 2200P_0402_50V7K~D
2200P_0402_50V7K~D
578
PQ11
PQ11
GNDA_1P5V_1P05V
4
+3.3V_ALW
PR61
PR61
1 2
100K_0402_1%~D
100K_0402_1%~D
12
PR63
PR63
0_0402_5%~D
0_0402_5%~D
1 2
GNDA_1P5V_1P05V
1 2
137K_0402_1%
137K_0402_1%
1.05V_M_PWRGD <38>
1.5V_RUN_PWRGD <41>
1.5V_RUN_ON <37>
M_ON <38,40>
PR53
PR53
SI4800BDY-T1_SO8~D
PL8
PL8
12
12
PC200
PC200
1000P_0603_25V7K~D
1000P_0603_25V7K~D
PR213
PR213
1 2
4.7_1206_5%~D
4.7_1206_5%~D
+3.3V_ALW
SI4800BDY-T1_SO8~D
PQ12
PQ12
SI4812BDY-T1-E3_SO8~D
SI4812BDY-T1-E3_SO8~D
1.05V_M_PWRGD
1.5V_RUN_PWRGD
EN1
PR62
@PR62
@
100K_0402_1%~D
100K_0402_1%~D
EN2
0_0402_5%~D
0_0402_5%~D
241
8
S
2
1
+3.3V_SUS
PR60
PR60
@
@
0_0402_5%~D
0_0402_5%~D
PR208
PR208
4
S
3 6
D6D5D7D
S
3
100K_0402_1%~D
100K_0402_1%~D
PR207
PR207
12
12
G
12
+5V_VCC2
GNDA_1P5V_1P05V
PR48
PR48
0_0402_5%~D
0_0402_5%~D
1 2
PC63
12
PC51
PC51
@
@
+5V_ALW
PC63
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
1U_0603_10V6K~D
1U_0603_10V6K~D
EN1 EN2
1.5V_UGATE
1.5V_PHASE
PC60
PC60
1 2
GNDA_1P5V_1P05V
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D PR57
PR57
2.2_0402_5%~D
2.2_0402_5%~D
1 2
12
PC62
PC62
4.7U_0603_6.3V6K~D
4.7U_0603_6.3V6K~D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
12
PU3
PU3
GNDA_1P5V_1P05V
9
VSW
10
VOUT1
11
VFB1
12
TRIP1
13
PGOOD1
14
EN1
15
DRVH1
16
LL1
SN0608098_QFN32_5X5~D
SN0608098_QFN32_5X5~D
PAD
33
1.5V_LGATE
PR59
@PR59
@
10_0603_5%~D
10_0603_5%~D
3
PR44
PR44
1 2
0_0805_5%~D
0_0805_5%~D
8
7
6
5
4
VIN
LDO
VREF3
LDOREFIN
VBST117DRVL118V5DRV19SECFB20GND21PGND22DRVL223VBST2
+5V_VCC2
12
PR46
PR46
0_0402_5%~D
0_0402_5%~D
PC49
PC49
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
REF
1 2
1 2
PR49
PR49
0_0402_5%~D@
0_0402_5%~D@
1 2
PR50
PR50
0_0603_5%~D@
0_0603_5%~D@
3
1
2
VREF2
V5FILT
TONSEL
EN_LDO
REFIN2
TRIP2
VOUT2 SKIPSEL PGOOD2
EN2
DRVH2
LL2
24
2.2_0402_5%~D
2.2_0402_5%~D
1 2
GNDA_1P5V_1P05V
1.05V_LGATE
GNDA_1P5V_1P05V
PR45
PR45
1 2
0_0805_5%~D
0_0805_5%~D
1 2
PC48
PC48
1U_0603_25V6-K~D
1U_0603_25V6-K~D
12
GNDA_1P5V_1P05V
REFIN2_1_05
32 31
PR52 113K_0402_1%~DPR52 113K_0402_1%~D
30
PR54 0_0402_5%~DPR54 0_0402_5%~D
29
1.05V_M_PWRGD1.5V_RUN_PWRGD
28 27
1.05V_UGATE
26
1.05V_PHASE
25
PC61
PC61
PR58
PR58
+3.3V_RTC_LDO
PR47
PR47
12
1 2
PC50
PC50
1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
1 2
12
1 2
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
PJP10
PJP10
12
PAD-OPEN1x1m
PAD-OPEN1x1m
OK to Short if CAD System can Support
@PR51
@
0_0402_5%~D
0_0402_5%~D
0_0402_5%~D
0_0402_5%~D
PC52
PC52
12
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
@
@
GNDA_1P5V_1P05V
GNDA_1P5V_1P05V
12
PR51
GNDA_1P5V_1P05V
2
12
12
PC45
PC45
PC44
PC44
10U_1206_25V6M~D
10U_1206_25V6M~D
10U_1206_25V6M~D
10U_1206_25V6M~D
8
PQ10
PQ10
D6D5D7D
FDS6298_SO8~D
FDS6298_SO8~D
4
G
S
S
S
3
2
1
PQ13
PQ13
3 5
241
FDMS8670S_MLP8~D
FDMS8670S_MLP8~D
VOUT2=1.05V L=1.4uH Fsw=300KHz D=? Output Ripple Current=?A Output Ripple Voltage=?A*4.5mOhm=?mV Input Ripple Current=TDC*(D*(1-D))^0.5=2.53A
Component select Input CAP 10uF_1206_25V*2 Output Cap 330U_D2E_2.5VM_R9*2(Sanyo2R5TPE330M9) H_MOSFET FDS6298 L_MOSFET FDS6299S Inductor 1.4U_
+1.05V_MP +1.05V_M
PL7
PL7
1.4UH_HMU1350-1R4PF_15A_20%~D
1.4UH_HMU1350-1R4PF_15A_20%~D
3
12
PC201
PC201
1000P_0603_25V7K~D
1000P_0603_25V7K~D
PR214
PR214
1 2
4.7_1206_5%~D
4.7_1206_5%~D
1 2
PAD-OPEN 4x4m
PAD-OPEN 4x4m
1 2
PAD-OPEN 4x4m
PAD-OPEN 4x4m
12
PC46
PC46
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
1.05 Volt +/-5% Thermal Design Current: 7.89A Peack current: 11.27A OCP min: 13.8A
12
PJP9
PJP9
PJP12
PJP12
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
+1.5V_RUN / +1.05V_VCCP
+1.5V_RUN / +1.05V_VCCP
+1.5V_RUN / +1.05V_VCCP
LA-4041P
LA-4041P
LA-4041P
12
PC47
PC47
2200P_0402_50V7K~D
2200P_0402_50V7K~D
+1.05V_MP
1
1
+
+
PC54
PC54
PC53
PC53
2
330U_D2E_2.5VM_R9
330U_D2E_2.5VM_R9
330U_D2E_2.5VM_R9
330U_D2E_2.5VM_R9
1
12
+
+
2
45 56Friday, June 13, 2008
45 56Friday, June 13, 2008
45 56Friday, June 13, 2008
PC57
PC57
PC56
@ PC56
@
1 2
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
10U_1206_6.3V7K
10U_1206_6.3V7K
0.5
0.5
0.5
of
of
of
+PWR_SRC
D D
1.5 Volt +/-5% Thermal Design Current: 2.42A Peak current: 3.46A OCP min: 4.3A
C C
+1.5V_RUN_P
1
+
+
PC55
PC55
2
330U_D2E_2.5VM_R9
330U_D2E_2.5VM_R9
B B
VOUT1=1.5V L=4.7uF Fsw=200KHz D=? Output Ripple Current=?A Output Ripple Voltage=?A*15mOhm=?mV Input Ripple Current=TDC*(D*(1-D))^0.5=0.97A
Component select Input CAP 10uF_1206_25V Output Cap 330U_D2E_2.5VM_R9(Sanyo2R5TPE330M9) H_MOSFET SI4800BDY L_MOSFET SI4810BDY(16/20mOhm@4.5V, 6A) Inductor 4.7U_
+1.5V_RUN_P +1.5V_RUN
A A
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
Page 46
5
4
3
2
1
PL17
PL17
MURATA_BLM18SG221TN1E_0603~D
MURATA_BLM18SG221TN1E_0603~D
1 2
PJP13
PJP13
PAD-OPEN 4x4m
+PWR_SRC
D D
1.8 Volt +/-5% Thermal Design Current: 6.94A Peck current: 9.92A OCP min: 11.408A
+1.8V_SUSP
C C
1
1
+
+
+
PC71
PC71
330U_D2E_2.5VM_R15~D
330U_D2E_2.5VM_R15~D
+
PC72
PC72
2
2
330U_D2E_2.5VM_R15~D
330U_D2E_2.5VM_R15~D
PAD-OPEN 4x4m
1 2
1 2
PL9
1.4UH_HMU1350-1R4PF_15A_20%~D
1.4UH_HMU1350-1R4PF_15A_20%~D
12
PC73
PC73
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
PL9
3
PC64
PC64
10U_1206_25V6M~D
10U_1206_25V6M~D
+1.8VSUSP_L
PC202
PC202
1
1
2
12
1000P_0603_25V7K~D
1000P_0603_25V7K~D
1 2
PC65
PC65
PR215
PR215
12
PC66
PC66
2
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
10U_1206_25V6M~D
10U_1206_25V6M~D
8
D6D5D7D
S
S
S
3
2
1
3 5
241
4.7_1206_5%~D
4.7_1206_5%~D
12
PC67
PC67
2200P_0402_50V7K~D
2200P_0402_50V7K~D
PQ14
PQ14 FDS6298_SO8~D
FDS6298_SO8~D
4
G
PQ15
PQ15
FDMS8670S_MLP8~D
FDMS8670S_MLP8~D
+DDR_PWR_SRC
1.8V_SUS_PWRGD<38>
DDR_ON<38>
0.9V_DDR_VTT_ON<37>
0.22U_0603_10V7K~D
0.22U_0603_10V7K~D
TPS51116_DRVH
TPS51116_DRVL
+3.3V_ALW
PC68
PC68
1 2
PR68
PR68 200K_0402_1%~D
200K_0402_1%~D
1 2
PC75
PC75
+1.8VSUSP/ +0.9V_DDR_VTT
DDR2 Termination
+5V_ALW
21
PD13
PD13
RB751V-40_SOD323~D
12
1U_0603_10V6K~D
1U_0603_10V6K~D
RB751V-40_SOD323~D
@
@
PR64
PR64
2.2_0603_1%~D
2.2_0603_1%~D
PR66
PR66
5.11K_0402_1%
5.11K_0402_1%
PR70
PR70
1 2
0_0402_5%~D
0_0402_5%~D
PR71
PR71
5.1_0402_1%~D
5.1_0402_1%~D
12
GNDA_DDRGNDA_DDR
12
12
PU4
PU4
22
21
20
19
18
16
14
13
11
10
12
PC76
PC76 1U_0603_10V6K~D
1U_0603_10V6K~D
VBST
DRVH
LL
DRVL
PGND_D
CS
V5FILT
PGOOD
S5
S3
+5V_ALW
7
12
NC
NC
VDDQSNS
VDDQSET
V5IN
GND_S
15
17
23
VLDOIN
24
VTT
1
VTTGND
2
VTTSNS
3
GND
4
MODE
5
VTTREF
6
COMP
8
9
TPS51116RGE_QFN24~D
TPS51116RGE_QFN24~D
12
PC203
PC203 1U_0402_6.3V6K~D
1U_0402_6.3V6K~D
PC69
PC69
10U_0805_6.3V6M~D
10U_0805_6.3V6M~D
GNDA_DDR
+V_DDR_MCH_REF
GNDA_DDR
1
1
PC70
PC70
2
2
10U_0805_6.3V6M~D
10U_0805_6.3V6M~D
12
PC74
PC74
0.033U_0603_16V6K~D
0.033U_0603_16V6K~D
12
@
@
+1.8V_SUSP
1
PC197
PC197
2
PC196
PC196
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
+0.9V_DDR_VTTP
+1.8V_SUSP
PR65
+5V_ALW
PR65 0_0402_5%~D
0_0402_5%~D
1 2
PR69 0_0402_5%~D
0_0402_5%~D
1 2
PR67
PR67
0_0402_5%~D
0_0402_5%~D
@PR69
@
Design current 0.7A for +0.9V_DDR_VTTP
@
@
12
GNDA_DDR
Peak current 1A for +0.9V_DDR_VTTP
10U_0805_6.3V6M~D
10U_0805_6.3V6M~D
PJP15
PJP15
PAD-OPEN 4x4m
PAD-OPEN 4x4m
GNDA_DDR
2 1
PAD-OPEN 2x2m~D
PAD-OPEN 2x2m~D
1 2
PJP16
PJP16
PAD-OPEN 4x4m
PAD-OPEN 4x4m
1 2
PJP14
PJP14
PAD-OPEN1x1m
PAD-OPEN1x1m
PJP17
PJP17
+1.8V_MEM
12
+0.9V_DDR_VTT
B B
VOUT1=1.8V L=1.4uH Fsw=400KHz D=? Output Ripple Current=?A Output Ripple Voltage=?A*15mOhm=?mV Input Ripple Current=TDC*(D*(1-D))^0.5=0.97A
Component select Input CAP 10uF_1206_25V Output Cap 330U_D2E_2.5VM_R9*2(Sanyo2R5TPE330M9) H_MOSFET FDS6298 L_MOSFET FDS6299S Inductor 1.4U_
A A
http://hobi-elektronika.net/
PR205
@PR205
@
27.4K_0402_1%~D
27.4K_0402_1%~D
1 2
+5V_ALW
@PR206
@
1 2
0_0402_5%~D
0_0402_5%~D
1 2
PR206
17.4K_0402_1%
17.4K_0402_1%
PR174
PR174
GNDA_DDR
+1.8V_SUSP
+0.9V_DDR_VTTP
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
5
4
3
2
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
1.8VSUSP/0.9VDDR
1.8VSUSP/0.9VDDR
1.8VSUSP/0.9VDDR LA-4041P
LA-4041P
LA-4041P
1
46 56Friday, June 13, 2008
46 56Friday, June 13, 2008
46 56Friday, June 13, 2008
0.5
0.5
0.5
of
of
of
Page 47
8
7
6
5
4
3
2
1
+CPU_PWR_SRC
H H
+CPU_PWR_SRC
PR73
PR73 10_0603_5%~D
10_0603_5%~D
@
@
G G
PR77
PR77
PC90
PC90
GNDA_VCORE
PAD~D
PAD~D
IMVP6_PROCHOT#
T1
T1
PH1
PH1
12
100K_0603_5%_ERTJ1VV104J~D@
100K_0603_5%_ERTJ1VV104J~D@
12 12 12 12
PR96
PR96
12
@
T2PAD~D@T2PAD~D
PR104 10_0402_1%~DPR104 10_0402_1%~D
12
12
PR110
PR110
12
0_0402_5%~D
0_0402_5%~D
PR115
PR115
6.04K_0603_1%~D
6.04K_0603_1%~D
12
PR118
PR118
71.5K_0402_1%~D
71.5K_0402_1%~D
12
PR121
@PR121
@
PC121
@PC121
@
12
12
PR129
PR129
+5V_ALW
1 2
10_0603_5%~D
10_0603_5%~D
12
12
1U_0603_10V6K~D
1U_0603_10V6K~D
@
@
CLK_ENABLE#
12
12
12
@
@
GNDA_VCORE
PR130
PR130
PC127
@ PC127
@
7
PR83
PR83
1K_0402_1%~D
1K_0402_1%~D
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
0_0603_5%~D
0_0603_5%~D
12
1
2
12
PR85
PR85
GNDA_VCORE
0_0402_5%~D
0_0402_5%~D
12
solve Maxim jitter issue change PR123 to 10_ohm change PC122 to PR320 10_ohm
F F
E E
GNDA_VCORE
H_DPRSTP#<8,10,23>
DPRSLPVR<10,24>
H_PSI#<8>
D D
PWR_MON<18>
PC101
@PC101
@
1U_0603_10V6K~D
1U_0603_10V6K~D
GNDA_VCORE
RUNPWROK<37,38,41>
IMVP_VR_ON<37>
10KB_0603_1%_ERTJ1VG103FA~D
10KB_0603_1%_ERTJ1VG103FA~D
C C
B B
A A
GNDA_VCORE
0_0402_5%~D
0_0402_5%~D
2200P_0402_50V7K~D
2200P_0402_50V7K~D
470p_0402_50V7K~D
470p_0402_50V7K~D
VID0<8> VID1<8> VID2<8> VID3<8> VID4<8> VID5<8> VID6<8>
PR99
@PR99
@
10K_0402_5%~D
10K_0402_5%~D
1 2
12
PH2
PH2
PR109
PR109
12
4.99K_0402_1%
4.99K_0402_1%
VSSSENSE<8>
PR113
@PR113
@
332_0402_1%~D
332_0402_1%~D
0.01U_0402_25V7K~D
0.01U_0402_25V7K~D
12
PR128
PR128
0_0402_5%~D
0_0402_5%~D
8
PR82
PR82
147K_0402_1%~D
147K_0402_1%~D
12
PR84
@PR84
@
12
PC92
@PC92
@
12
PC98
PC98
12
PR86
PR86
0_0402_5%~D
0_0402_5%~D
PR88
PR88
0_0402_5%~D
0_0402_5%~D
PR92
PR92
0_0402_5%~D
0_0402_5%~D
0_0402_5%~D
0_0402_5%~D
12
0_0402_5%~D
0_0402_5%~D
PR105 0_0402_5%~D@ PR105 0_0402_5%~D@
GNDA_VCORE
1 2
12
PC111
@PC111
@
680P_0402_50V7K~D
680P_0402_50V7K~D
1 2
PC117
@ PC117
@
1500P_0402_50V7K~D
1500P_0402_50V7K~D PC120
PC120
1 2
PR87
PR87
0_0402_5%~D
0_0402_5%~D
12
PR89
PR89
0_0402_5%~D
0_0402_5%~D
12
PR93
PR93
0_0402_5%~D
0_0402_5%~D
12
PR94
PR94
0_0402_5%~D
0_0402_5%~D
PR98
PR98
499_0402_1%~D
499_0402_1%~D
12
PR102
PR102
12
12
VCCSENSE<8>
PC104 1000P_0402_50V7K~DPC104 1000P_0402_50V7K~D
PC105 1000P_0402_50V7K~DPC105 1000P_0402_50V7K~D
PR116
@PR116
@
1.69K_0402_1%~D
1.69K_0402_1%~D
82.5K_0402_1%~D
82.5K_0402_1%~D
1000P_0402_50V7K~D
1000P_0402_50V7K~D
825_0402_1%~D
825_0402_1%~D
1 2
12
PC88
PC88
0.01U_0402_25V7K~D@
0.01U_0402_25V7K~D@
GNDA_VCORE
19
18
20
PU7
PU7
13K_0402_1%
13K_0402_1%
VCC
GND
4
VRHOT
3
OSC
5
THRM
6
CCV
28
D0
29
D1
30
D2
31
D3
32
D4
33
D5
34
D6
37
DPRSTP
36
DPRSLPVR
1
PSI
2
PGD_IN
38
CLKEN
35
SHDN
12
FBS
13
GNDS
11
VPS
10
TIME
9
REF
8
TRC
MAX8786GTL+_TQFN40_6X6~D
MAX8786GTL+_TQFN40_6X6~D
41
TP
CSN3
14
CSN2
CSN3
PR122
@PR122
@
12
PR320
PR320
10_0402_1%~D
10_0402_1%~D
12
12
PC123
@ PC123
@
1000P_0402_50V7K~D
1000P_0402_50V7K~D
+3.3V_RUN
1 2
39
40
N.C.
V3P3
PWM1
CSP1
PWM2
CSP2
DRSKP
PWM3
CSP3
ILIMPK
PWR
CSN215CSN1
16
PR123
PR123
10_0402_1%~D
10_0402_1%~D
PC125
@ PC125
@
1000P_0402_50V7K~D
1000P_0402_50V7K~D
PR79
PR79
1.91K_0603_1%~D
1.91K_0603_1%~D
IMVPOK
27
23
26
22
24
25
21
7
17
12
PR112
@ PR112
@
4.53K_0402_1%~D
4.53K_0402_1%~D
VO
12
1 2
GNDA_VCORE
2
1
PC115
@ PC115
@
0.33U_0603_10V7K
0.33U_0603_10V7K
PC126
PC126
@
@
6
VSUM
PC116
@ PC116
@
1000P_0402_50V7K~D
1000P_0402_50V7K~D
0.01U_0402_16V7K~D
0.01U_0402_16V7K~D
IMVP_PWRGD <24,37,41,49>
PR106
PR106
226K_0402_1%~D
226K_0402_1%~D
12
PR107
@PR107
@
11.5K_0402_1%~D
11.5K_0402_1%~D
12
12
PR111
@ PR111
@
PC112
1 2
@ PC112
@
2.43K_0402_1%~D
2.43K_0402_1%~D
0.033U_0402_16V7K~D
0.033U_0402_16V7K~D
1
12
2
PH3
@ PH3
@
6.8KB_0603_5%_ERTJ1VR682J~D
6.8KB_0603_5%_ERTJ1VR682J~D
12
GNDA_VCORE
PR117
PR117
17.8K_0402_1%~D
17.8K_0402_1%~D
PR124
@ PR124
@
15K_0402_1%~D
15K_0402_1%~D
12
12
PC124
PC124
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
PC85
PC85
+5V_ALW
12
PU5
PU5
5
12
PR321
PR321
33K_0402_5%~D
33K_0402_5%~D
VDD
6
SKIP
2
PWM
3
GND
9
EP
MAX8791GTA+_TQFN8_3X3~D
MAX8791GTA+_TQFN8_3X3~D
1U_0603_10V6K~D
1U_0603_10V6K~D
PR74
PR74
2.2_0603_1%~D
2.2_0603_1%~D
0.22U_0603_10V7K~D
UGATE1
LGATE1
0.22U_0603_10V7K~D
12
1 2
1
BST
8
DH
7
LX
4
DL
PC86
PC86
PQ16
PQ16
SI4686DY-T1-E3~D
SI4686DY-T1-E3~D
3
D
2
G
S
FDMS8670S_MLP-8~D
FDMS8670S_MLP-8~D
1
http://hobi-elektronika.net/
+5V_ALW
PR323
PR323
33K_0402_5%~D
33K_0402_5%~D
12
PR131
PR131
5
12
PC95
PC95
12
PR322
PR322
+5V_ALW
12
PC109
PC109
12
PWR_MON <18>
22.1K_0402_1%~D
22.1K_0402_1%~D
1U_0603_10V6K~D
1U_0603_10V6K~D
33K_0402_5%~D
33K_0402_5%~D
5
1U_0603_10V6K~D
1U_0603_10V6K~D
6 2 3 9
PR91
PR91
0.22U_0603_10V7K~D
0.22U_0603_10V7K~D
2.2_0603_1%~D
PU6
PU6
5
VDD
6
SKIP
2
PWM
3
GND
9
EP
MAX8791GTA+_TQFN8_3X3~D
MAX8791GTA+_TQFN8_3X3~D
PU8
PU8
VDD SKIP PWM GND EP
MAX8791GTA+_TQFN8_3X3~D
MAX8791GTA+_TQFN8_3X3~D
2.2_0603_1%~D
1
BST
8
DH
7
LX
4
DL
PR114
PR114
2.2_0603_1%~D
2.2_0603_1%~D
1
BST
8
DH
7
LX
4
DL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
12
UGATE2
LGATE2
0.22U_0603_10V7K~D
0.22U_0603_10V7K~D
12
UGATE3
LGATE3
4
1 2
PC113
PC113
1 2
2
PQ18
PQ18
SI4686DY-T1-E3~D
PC99
PC99
2
G
SI4686DY-T1-E3~D
3
D
PQ19
PQ19
G
S
FDMS8670S_MLP-8~D
FDMS8670S_MLP-8~D
1
PQ20
PQ20
SI4686DY-T1-E3~D
SI4686DY-T1-E3~D
3
D
PQ21
PQ21
S
FDMS8670S_MLP-8~D
FDMS8670S_MLP-8~D
1
8
1
PQ17
PQ17
8
1
12
PC77
PC77
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
D5D6D7D
G4S3S2S
PHASE1
8
D5D6D7D
G4S3S2S
1
D5D6D7D
G4S3S2S
PC114
PC114
PR119
PR119
4.7_0805_1%~D
4.7_0805_1%~D
3
PC87
PC87
PC91
PC91
680P_0603_50V7K~D
680P_0603_50V7K~D
680P_0603_50V7K~D
680P_0603_50V7K~D
680P_0603_50V7K~D
680P_0603_50V7K~D
PC100
PC100
PC102
PC102
1 2
12
12
1 2
1 2
12
12
1 2
680P_0603_50V7K~D
680P_0603_50V7K~D
680P_0603_50V7K~D
680P_0603_50V7K~D
1 2
12
12
1 2
PR108
PR108
PHASE3
PC118
PC118
PR72
PR72
PR75
PR75
4.7_0805_1%~D
4.7_0805_1%~D
680P_0603_50V7K~D
680P_0603_50V7K~D
PC78
PC78
4.7_0805_1%~D
4.7_0805_1%~D
4.7_0805_1%~D
4.7_0805_1%~D
PR90
PR90
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
4.7_0805_1%~D
4.7_0805_1%~D
PHASE2
PR95
PR95
PC93
PC93
4.7_0805_1%~D
4.7_0805_1%~D
12
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
12
PC79
PC79
2200P_0402_50V7K~D
2200P_0402_50V7K~D
430_0402_1%~D
430_0402_1%~D
1 2
PR80
7.68K_0805_1%~D
7.68K_0805_1%~D
1 2
VSUM
12
PC94
PC94
2200P_0402_50V7K~D
2200P_0402_50V7K~D
+CPU_PWR_SRC
0.45UH_ETQP4LR45XFC_25A_20%~D
0.45UH_ETQP4LR45XFC_25A_20%~D
430_0402_1%~D
430_0402_1%~D
1 2
PR126
7.68K_0805_1%~D
7.68K_0805_1%~D
1 2
VSUM
12
12
PC81
PC81
PC80
PC80
10U_1206_25V6M~D
10U_1206_25V6M~D
10U_1206_25V6M~D
10U_1206_25V6M~D
PL11
PL11
0.45UH_ETQP4LR45XFC_25A_20%~D
0.45UH_ETQP4LR45XFC_25A_20%~D
4 3
PR78
PR78
1U_0603_10V7K~D
1U_0603_10V7K~D
@PR80
@
+CPU_PWR_SRC
12
12
PC97
PC97
PC96
PC96
10U_1206_25V6M~D
10U_1206_25V6M~D
0.45UH_ETQP4LR45XFC_25A_20%~D
0.45UH_ETQP4LR45XFC_25A_20%~D
4 3
PR100
PR100
430_0402_1%~D
430_0402_1%~D
1 2
PR101
@PR101
@
7.68K_0805_1%~D
7.68K_0805_1%~D
1 2
VSUM
12
12
PC107
PC107
PC106
PC106
PC108
PC108
10U_1206_25V6M~D
10U_1206_25V6M~D
10U_1206_25V6M~D
10U_1206_25V6M~D
PL13
PL13
1 2
PR125
PR125
1U_0603_10V7K~D
1U_0603_10V7K~D
@PR126
@
1
1
+
+
+
+
PC83
PC83
PC82
PC82
2
2
100U_25V_M~D
100U_25V_M~D
100U_25V_M~D
100U_25V_M~D
1 2
PC89
PC89
12
12
10U_1206_25V6M~D
10U_1206_25V6M~D
PL12
PL12
1 2
PC103
PC103
1U_0603_10V7K~D
1U_0603_10V7K~D
12
PR275
PR275
12
12
PC110
PC110
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D 2200P_0402_50V7K~D
2200P_0402_50V7K~D
4 3
PC119
PC119
1 2
12
12
12
PR276
PR276
0_0402_5%~D
0_0402_5%~D
VO
CSN3
DELL CONFIDENTIAL/PROPRIETARY
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
2
PL10
PL10
FBMJ4516HS720NT_1806~D
FBMJ4516HS720NT_1806~D
1 2
PJP18
PJP18
1 2
1
+
+
PAD-OPEN 4x4m
PAD-OPEN 4x4m
PC84
PC84
2
100U_25V_M~D
100U_25V_M~D
Iccmax=44A I_TDC=35A OCP=65A, Intel spec=50A
+VCC_CORE
PR76
PR76 0_0402_5%~D
0_0402_5%~D
1 2
12
PR81
PR81 0_0402_5%~D
0_0402_5%~D
VO
+VCC_CORE
PR97
PR97 0_0402_5%~D
0_0402_5%~D
1 2
12
12
PR103
@PR103
@
10_0402_1%~D
10_0402_1%~D
0_0402_5%~D
0_0402_5%~D
VO
CSN2
+VCC_CORE
PR120
PR120 0_0402_5%~D
0_0402_5%~D
PR127
@PR127
@
10_0402_1%~D
10_0402_1%~D
Compal Electronics, Inc.
Compal Electronics, Inc.
Compal Electronics, Inc.
+VCORE
+VCORE
+VCORE LA-4041P
LA-4041P
LA-4041P
+PWR_SRC
0.5
0.5
47 56Friday, June 13, 2008
47 56Friday, June 13, 2008
47 56Friday, June 13, 2008
1
0.5
of
of
of
Page 48
5
RB081L-20_SOD106~DPD30 RB081L-20_SOD106~DPD30
2 1
PQ22
PQ22
SI4835BDY-T1-E3_SO8~D
SI4835BDY-T1-E3_SO8~D
8
13
D
D
PQ24
PQ24 RHU002N06_SOT323
RHU002N06_SOT323
S
S
PR307
PR307
ISL88731_VDDP
PR142
@PR142
@
10K_0402_1%~D
10K_0402_1%~D
ACAV_IN<18,38>
<BOM Structure>
<BOM Structure>
7 5
PR134
PR134
10K_0402_5%~D
10K_0402_5%~D
12
12
PR147
@PR147
@
15.8K_0402_1%~D
15.8K_0402_1%~D
PR155
PR155
@
@
+DC_IN_SS
NB_AC_OFF <37,43,50>
D D
309K_0402_1%
309K_0402_1%
C C
GNDA_CHG
B B
2
G
G
+SDC_IN
PR141
PR141
1 2
PR145
PR145
49.9K_0402_1%~D
49.9K_0402_1%~D
PC136
PC136
0.01U_0402_25V7K~D
0.01U_0402_25V7K~D
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
CKG_SMBCLK<6,27,38> CKG_SMBDAT<6,27,38>
NB_AC_OFF#
13
D
D
PQ44
PQ44 RHU002N06_SOT323
RHU002N06_SOT323
S
S
12
12
+3.3V_ALW
PC143
PC143
GNDA_CHG
2
G
G
200K_0402_1%~D
200K_0402_1%~D
12
ISL88731_ICM<18>
http://hobi-elektronika.net/
42.2K_0402_1%~D
42.2K_0402_1%~D
220p
0.1u
12
GNDA_CHG
PR152 PC150
4.7K 10K
PR334
PR334
1M_0402_5%~D
1M_0402_5%~D
1 2
+5V_ALW
8
5
IN+
6
IN-
4
PR155 PC149 PC152
PR141 309K
TI
Maxim
A A
365K
12
PC256
PC256
100P_0402_50V8J~D
100P_0402_50V8J~D
@
+DC_IN ISL88731_VREF
12
12
PR331
PR331
PR333
PR333
232K_0402_1%~D
232K_0402_1%~D
47K_0402_1%~D
47K_0402_1%~D
12
12
PR336
PR336
PC255
PC255
PR332
21.5K_0402_1%~D
21.5K_0402_1%~D
PR332
100P_0402_50V8J
100P_0402_50V8J
5
4
24k_0402_1%~D
24k_0402_1%~D
12
ACAV_DOCK_SRC<50>
ISL88731_VREF
12
PR143
PR143
10K_0402_5%~D
10K_0402_5%~D
12
12
PC149
PC149
16.2K_0402_1%~D
16.2K_0402_1%~D
+3.3V_ALW
P
7
O
G
PU10B
PU10B LM393DR_SO8~D
LM393DR_SO8~D
NB_AC_OFF#
1 2 36
PR135
PR135
12
PR152
PR152
4.7K_0402_5%~D
4.7K_0402_5%~D
12
PC150
@PC150
@
220P_0402_50V8J~D
220P_0402_50V8J~D
0.01U_0402_25V7K~D
0.01U_0402_25V7K~D
PR150 PC148
12
PR341
PR341
1 2
0_0402_5%~D
0_0402_5%~D
2 1
0_0402_5%~D
0_0402_5%~D
13
D
D
2
G
G
S
S
PR146
PR146
1 2
1 2
PR150
PR150
200K_0402_5%~D
200K_0402_5%~D
12
PC148
PC148
120P_0402_50VNPO~D
120P_0402_50VNPO~D
1 2
12
PC151
PC151
@
@
0.01U_0402_25V7K~D
0.01U_0402_25V7K~D
@@
100K_0402_5%~D
100K_0402_5%~D
PR335
PR335
PD35
PD35
RB751S40T1_SOD523-2~D
RB751S40T1_SOD523-2~D
ACAV_IN_NB <37,38>
4
+DC_IN
12
PR136
PR136
160K_0402_1%~D
160K_0402_1%~D
PQ66
PQ66
RHU002N06_SOT323
RHU002N06_SOT323
12
PR139
PR139
33K_0402_5%~D
33K_0402_5%~D
2200P_0402_50V7K~D
2200P_0402_50V7K~D
PC147
PC147
1 2
56P_0402_50VNPO~D
56P_0402_50VNPO~D
12
12
PC152
@PC152
@
0.01U_0402_25V7K~D
0.01U_0402_25V7K~D
PC151 PC147
@@
@
ISL88731_ICM
PAD~D@
PAD~D@
T43
T43
4
2
G
G
12
PC131
PC131
0.047uF_0603_25V7K~D
0.047uF_0603_25V7K~D
1U_0805_25V6K~D
1U_0805_25V6K~D
GNDA_CHG
12
PC145
PC145
12
PC153
PC153
1U_0603_10V6K~D
1U_0603_10V6K~D
@
8.45K_0402_5%~D
8.45K_0402_5%~D
33.2K_0402_1%~D
33.2K_0402_1%~D
+SDC_IN
12
PR133
PR133
33K_0402_5%~D
33K_0402_5%~D
12
PR137
PR137
10K_0402_5%~D
10K_0402_5%~D
13
D
D
PQ26
PQ26
S
S
RHU002N06_SOT323
RHU002N06_SOT323
PC135
PC135
12
ISL88731_ICM
1 2
PR151
PR151
7.5K_0402_5%~D
7.5K_0402_5%~D
ISL88731_VREF
PR154
PR154
1 2
10K_0402_5%~D
10K_0402_5%~D
PC154
PC154
@
@
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
GNDA_CHG
ISL88731_VREF
PR161
PR161
1 2
PR164
@PR164
@
1 2
PC162
PC162
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
GNDA_CHG GNDA_CHG
@
@
12
PC129
PC129
TBD_0603_25V7K~D
TBD_0603_25V7K~D
PC132
PC132
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
1 2
Throttle_ICREF
GNDA_CHG
12
PR162
PR162
51.1K_0402_1%~D
51.1K_0402_1%~D
12
PR165
PR165
16.9K_0402_1%~D
16.9K_0402_1%~D
PR167
PR167
499_0402_1%~D
499_0402_1%~D
3
PR132
PR132
0.01_1206_1%~D
0.01_1206_1%~D
1 2
13
1
1
2
2
2
3
3
10K_0402_5%~D
10K_0402_5%~D
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
1
PU9
PU9
22
DCIN
2
ACIN
13
ACOK
11
VDDSMB
10
SCL
9
SDA
14
NC
8
VICM
6
FBO
5
EAI
4
EAO
3
VREF
7
CE
12
GND
29
TP
BQ24745RHDR_QFN28_5X5~D
BQ24745RHDR_QFN28_5X5~D
Throttle_ICREF
12
12
PR218
@ PR218
@
12
12
PC164
PC164
PC165
PC165
12
0.01U_0402_25V7K~D
0.01U_0402_25V7K~D
GNDA_CHG GNDA_CHG GNDA_CHG GNDA_CHG
GNDA_CHG
4 3
13
1
1
2
2
2
PQ23
PQ23
3
3
NTGD4161PT1G_TSOP6~D
PQ25
PQ25
NTR4502PT1G_SOT23-3~D
NTR4502PT1G_SOT23-3~D
12
12
PR138
@PR138
@
PC133
PC133
1 2
27
28
ICOUT
CSSP
CSSN
ICREF
BOOT
VDDP
UGATE PHASE
LGATE
PGND
CSOP
CSON
VFB
NC
GNDA_CHG
GNDA_CHG
PR220
PR220 0_0402_5%~D
0_0402_5%~D
1 2
200K_0402_1%~D
200K_0402_1%~D
12
12
PC166
PC166
100P_0402_50V8J
100P_0402_50V8J
100P_0402_50V8J
100P_0402_50V8J
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
NTR4502PT1G_SOT23-3~D
NTR4502PT1G_SOT23-3~D
PR140
PR140
0_0402_5%~D
0_0402_5%~D
Throttle_ICOUT
26
25
1 2
ISL88731_VDDP
21
24 23
12
@ PC144
@
220P_0402_50V7K~D
220P_0402_50V7K~D
20
19 18
17 15 16
1M_0402_1%~D
1M_0402_1%~D
1 2
4
2
G
IN-
3
IN+
P
8
+5V_ALW
3
NTGD4161PT1G_TSOP6~D
S
S
G
G
12
PR340
PR340
100K_0402_5%~D
100K_0402_5%~D
PR144
PR144
2.2_0603_1%~D
2.2_0603_1%~D
PC137
PC137
PR149
PR149
12
0_0603_5%~D
0_0603_5%~D
PC144
PR157
PR157
1 2
0_0402_5%~D
0_0402_5%~D
PJP20
PJP20
1 2
PAD-OPEN1x1m
PAD-OPEN1x1m
PR159
PR159
GNDA_CHG
PU10A
PU10A LM393DR_SO8~D
LM393DR_SO8~D
1
O
12
PC167
PC167
100P_0402_50V8J
100P_0402_50V8J
PQ70B
PQ70B
3
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
12
CHG_LGATE
PC168
PC168
D
D
42
12
1U_0603_10V6K~D
1U_0603_10V6K~D
PD14
PD14
RB751V_SOD323~D
RB751V_SOD323~D
CHG_UGATE
12
0.01U_0402_25V7K~D
0.01U_0402_25V7K~D
PL16
PL16
FBMJ4516HS720NT_1806~D
FBMJ4516HS720NT_1806~D
1 2
DOCK_DCIN_IS+ <35>
PQ70A
PQ70A
NTGD4161PT1G_TSOP6~D
NTGD4161PT1G_TSOP6~D
S
S
D
D
65
G
G
1
PR338
PR339
PR339
2 1
PR338
100K_0402_5%~D
100K_0402_5%~D
100K_0402_5%~D
100K_0402_5%~D
PC134
@PC134
@
1 2
PR148
@ PR148
@
33_0603_1%~D
33_0603_1%~D
1 2
PC138
PC138
1U_0603_10V6K~D
1U_0603_10V6K~D
1 2
+VCHGR
+5V_ALW +3.3V_ALW
12
PR163
PR163
100K_0402_1%~D
100K_0402_1%~D
12
PC163
PC163
10P_0402_50V8J~D
10P_0402_50V8J~D
Throttle_ICOUT
12
PC128
PC128
2200P_0402_50V7K~D
2200P_0402_50V7K~D
12
GNDA_CHG
578
12
PC146
PC146
@
@
3300PF_0402_50V7K~D
3300PF_0402_50V7K~D
4
G
12
12
PR160
PR160
100K_0402_5%~D
100K_0402_5%~D
PR219
@PR219
@
200K_0402_1%~D
200K_0402_1%~D
13
D
D
2
G
G
S
S
PQ31
PQ31 RHU002N06_SOT323
RHU002N06_SOT323
2
CHAGER_SRC+PWR_SRC
12
PC130
PC130
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
DOCK_DCIN_IS- <35>
SW_GND <50>
578
PQ28
3 6
241
+VCHGR_B
8
D6D5D7D
S
S
3
2
1
PQ27
PQ27
SI4800BDY-T1_SO8~D
SI4800BDY-T1_SO8~D
PQ29
PQ29
S
SI4812BDY-T1-E3_SO8~D
SI4812BDY-T1-E3_SO8~D
PQ28
SI4800BDY-T1_SO8~D
SI4800BDY-T1_SO8~D
3 6
241
PL14
PL14
5.6U_HMU1356-5R6_8.8A_20%~D
5.6U_HMU1356-5R6_8.8A_20%~D
12
PC204
PC204
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
1000P_0603_50V7K~D
1000P_0603_50V7K~D
PR216
PR216
1 2
4.7_1206_5%~D
4.7_1206_5%~D
GNDA_CHG
PC160
PC160
1 2
PC142
PC142
+VCHGR_L
12
0_0402_5%~D
0_0402_5%~D
PR158
PR158
12
2200P_0402_50V7K~D
2200P_0402_50V7K~D
1 2
12
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
Maximum charging current is 6.24A
PR154 PR138PC145 PR151
TI
@
12
1K_0402_5%~D
1K_0402_5%~D
@
ADAPT_OC <37>
Maxim
PR166
@PR166
@
DELL CONFIDENTIAL/PROPRIETARY
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
2
Date: Sheet
12
12
12
PC139
PC139
PC140
PC140
PC141
PC141
10U_1206_25V6M~D
10U_1206_25V6M~D
10U_1206_25V6M~D
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
PC161
PC161
1 2
PR153
PR153
0.01_1206_1%~D
0.01_1206_1%~D
10U_1206_25V6M~D
4 3
12
PC156
PC156
PC155
PC155
10U_1206_25V6M~D
10U_1206_25V6M~D
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
PC154@PC132 PC133
@
@@
PC144 PR157
@0
TI
100
Compal Electronics, Inc.
Compal Electronics, Inc.
Compal Electronics, Inc.
Charger
Charger
Charger LA-4041P
LA-4041P
LA-4041P
1
+VCHGR
12
1
PC157
PC157
10U_1206_25V6M~D
10U_1206_25V6M~D
@
12
12
PC159
PC159
PC158
PC158
@
@
2200P_0402_50V7K~D
2200P_0402_50V7K~D
10U_1206_25V6M~D
10U_1206_25V6M~D
2
G
G
ACAV_IN
PC134
@@
PC160 PC161
@@Maxim
48 54Friday, June 13, 2008
48 54Friday, June 13, 2008
48 54Friday, June 13, 2008
of
of
of
12
12
13
D
D
S
S
PR148
@PR156
@
PR156
1.8K_1206_5%~D
1.8K_1206_5%~D
PQ30
PQ30
@
@
RHU002N06_SOT323
RHU002N06_SOT323
0.2
0.2
0.2
Page 49
5
A
D D
VSS_AXG_SENSE<14>
C C
http://hobi-elektronika.net/
12
PR176
PR176
33.2K_0402_1%
33.2K_0402_1%
PR178
PR178 100_0402_5%~D
100_0402_5%~D
1 2
VSS_AXG_SENSE
GNDA_VGA
12
PC185
PC185
1000P_0402_50V7K~D
B B
VCC_AXG_SENSE<14>
1000P_0402_50V7K~D
GNDA_VGA
12
@PC175
@
22P_0402_50V8J
22P_0402_50V8J
1K_0402_1%~D
1K_0402_1%~D
PR182 0_0603_5%~D
0_0603_5%~D
1 2
PWR_MON_GFX<18>
+VGFX_COREP
PC175
PR179
PR179
12
@PR182
@
22P_0402_50V8J
22P_0402_50V8J
20K_0402_1%~D
20K_0402_1%~D
1 2
1 2
PC177
PC177
470P_0402_50V7K
470P_0402_50V7K
GNDA_VGA
PC176
PC176
12
PR180
PR180
GNDA_VGA
PR185 200K_0402_1%~DPR185 200K_0402_1%~D
12
PC187
PC187
2.2U_0603_6.3VAK~D
2.2U_0603_6.3VAK~D
12
12
12
PC178
PC178
0.012U_0402_16V7K~D
0.012U_0402_16V7K~D
12
PR188
PR188 3K_0402_1%
3K_0402_1%
VGFX_CORE_FB
PC179
PC179
GFX_VR_ON<10>
GNDA_VGA
680P_0402_50V7K~D
680P_0402_50V7K~D
4
GFX_VID4<10>
GFX_VID3<10>
GFX_VID2<10>
GFX_VID1<10>
GFX_VID0<10>
PR183
PR183
GNDA_VGA
IMVP_PWRGD<24,37,41,47>
1 2
1 2
187K_0402_1%
187K_0402_1%
1 2
1 2
1 2
0_0402_5%~D
0_0402_5%~D
1 2
0_0402_5%~D
0_0402_5%~D
1 2
0_0402_5%~D
0_0402_5%~D
1 2
0_0402_5%~D
0_0402_5%~D
1 2
1 2
PR173
PR173
0_0402_5%~D
0_0402_5%~D
PU11
PU11
1
FBRTN
2
FB
3
COMP
4
SS
5
ST
6
PMON
7
PMONFS
8
CLIM
PR184
PR184 100K_0402_1%~D
100K_0402_1%~D
PR189
PR189 0_0402_5%~D
0_0402_5%~D
@
@
PR193
PR193 0_0402_5%~D
0_0402_5%~D
PR168
PR168 0_0402_5%~D
0_0402_5%~D PR169
PR169
PR170
PR170
PR171
PR171
PR172
PR172
31
32
30
EN
VID029VID128VID227VID326VID4
PWRGD
VARFREQ#
LLINE9CSCOMP10CSREF11CSFB12RAMP13VRPM14RPM15RT
25
DRVH
PVCC
PGND
AGND
16
12
PR186
PR186
PR187
PR187
1 2
200K_0402_1%~D
200K_0402_1%~D
GNDA_VGAGNDA_VGA
12
PC188
@PC188
@
2200P_0402_50V7K~D
2200P_0402_50V7K~D
3
+5V_ALW
1 2
12
GNDA_VGA
PR177
PR177
RB751V-40_SOD323~D
2.2_0603_1%~D
2.2_0603_1%~D
DRVH SW
DRVL
1000P_0402_50V7K~D
1000P_0402_50V7K~D
76.8K_0402_1%
76.8K_0402_1%
12
PC189
PC189
1800P_0402_50V7K~D
1800P_0402_50V7K~D
RB751V-40_SOD323~D
12
PR190
PR190
24
VCC
23
BST
22 21
SW
20 19
DRVL
18 17
GND
33
ADP3209JCPZ-RL_LFCSP32_5X5~D
ADP3209JCPZ-RL_LFCSP32_5X5~D
GNDA_VGA
12
PC186
PC186
357K_0603_0.5%~D
357K_0603_0.5%~D
PR175
PR175 10_0603_5%~D
10_0603_5%~D
PC173
PC173 1U_0603_10V6K~D
1U_0603_10V6K~D
PD15
PD15
1 2
1 2
PC180
PC180
1U_0603_10V6K~D
1U_0603_10V6K~D
12
12
PC174
PC174
165K_0402_1%
165K_0402_1%
12
PR191
PR191
4.7U_0805_6.3V6K
4.7U_0805_6.3V6K
0_0402_5%~D
0_0402_5%~D
1 2
PR194
PR194
5
4
578
3 6
D8D7D6D
S1S2S3G
241
PQ32
PQ32
SI4682DY-T1-E3_SO8~D
SI4682DY-T1-E3_SO8~D
PQ33
PQ33
SI4362DY-T1-E3_SO8~D
SI4362DY-T1-E3_SO8~D
PR192
PR192
1 2
68.1K_0603_1%~D
68.1K_0603_1%~D
+VGFX_SRC
12
1 2
2
12
12
PC169
PC169
PC170
PC170
10U_1206_25V6M~D
10U_1206_25V6M~D
10U_1206_25V6M~D
10U_1206_25V6M~D
S COIL 0.88UH +-20% MPC1040LR88C 17A
S COIL 0.88UH +-20% MPC1040LR88C 17A
PC184
PC184 680P_0603_50V7K~D
680P_0603_50V7K~D
PR181
PR181
4.7_0805_5%~D
4.7_0805_5%~D
1 2
PAD-OPEN 4x4m
PAD-OPEN 4x4m
12
PC171
PC171
2200P_0402_50V7K~D
2200P_0402_50V7K~D
PL15
PL15
4 3
PH4
PH4
1 2
220K_0402_5%_ERTJ0EV224J~D
220K_0402_5%_ERTJ0EV224J~D
VGFX_CORE_FB
VGFX_NB
12
Thermal Design Current: 6.14A Peak current: 8.77A
PC172
PC172
0.1U_0805_50V7K
0.1U_0805_50V7K
OCP min: 10A
1 2
1
PJP21
PJP21
+PWR_SRC
PC183
1
+
+
PC181
PC181
PC182
PC182
2
330U_D2E_2.5VM_R15~D
330U_D2E_2.5VM_R15~D
330U_D2E_2.5VM_R15~D
330U_D2E_2.5VM_R15~D
VOUT=Vgfx_NB(1.25V) L=0.56uF Fsw=436KHz D=? Output Ripple Current=?A Output Ripple Voltage=?A*7.5mOhm=?mV Input Ripple Current=TDC*(D*(1-D))^0.5=1.52A
Component select Input CAP 10uF_1206_25V*2 Output Cap 330U_D2E_2.5VM_R15*2 H_MOSFET SI4682DY L_MOSFET SI4362DY(4.2/5.5mOhm@4.5V, 15A) Inductor 0.56U_MPC1040LR56_23A(NEC_TOKIN)
PC183
1
12
+
+
2
0.1U_0402_10V7K~D
0.1U_0402_10V7K~D
1
1
PC209
PC209
PC208
PC208
2
2
10U_0805_6.3V6M~D
10U_0805_6.3V6M~D
10U_0805_6.3V6M~D
10U_0805_6.3V6M~D
+VGFX_COREP
PR195
GNDA_VGA
PJP22
PJP22
PAD-OPEN1x1m
PAD-OPEN1x1m
PR195
340K_0402_1%~D
12
12
PC190
PC190
1000P_0402_50V7K~D
1000P_0402_50V7K~D
GNDA_VGA GNDA_VGA
340K_0402_1%~D
12
1K_0402_1%~D
1K_0402_1%~D
12
PC191
PC191 100P_0402_50V8J
100P_0402_50V8J
PR196
PR196
+VGFX_SRC
12
PJP23
PJP23
+VGFX_COREP
1 2
PAD-OPEN 4x4m
PAD-OPEN 4x4m
+VCC_GFXCORE
A
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
ADP3209_NB_core
ADP3209_NB_core
ADP3209_NB_core
LA-4041P
LA-4041P
LA-4041P
49 56Friday, June 13, 2008
49 56Friday, June 13, 2008
49 56Friday, June 13, 2008
0.5
0.5
0.5
of
of
of
Page 50
5
+DOCK_PWR_BAR
D D
+3.3V_ALW2
12
PR299
PR299
100K_0402_5%~D
100K_0402_5%~D
RHU002N06_SOT323
+3.3V_ALW2
2
G
G
PBATT_OFF<37>
RHU002N06_SOT323
12
PR300
PR300
100K_0402_5%~D
100K_0402_5%~D
ACAV_DOCK_SRC <48>
13
D
D
PQ67
PQ67 RHU002N06_SOT323
RHU002N06_SOT323
S
S
PBATT+
12
PR351
PR351 240K_0402_5%~D
240K_0402_5%~D
ACAV_DOCK_SRC#<35>
C C
SI4835BDY-T1-E3_SO8~D
SI4835BDY-T1-E3_SO8~D PQ41
PQ41
8
+3.3V_ALW
5
7 5
12
PR353
PR353
100K_0402_5%~D
100K_0402_5%~D
2
3
4
+VCHGR
B B
PQ76B
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
A A
PQ76B
PBATT_OFF<37>
1 2 36
4
PR352
PR352
1 2
47K_0402_5%~D
47K_0402_5%~D
61
PQ76A
PQ76A 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
4
PQ37
PQ37
13
D
D
2
G
G
S
S
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
PR222
PR222
390K_0402_5%~D
390K_0402_5%~D
1 2
1 2
+3.3V_ALW
+3.3V_ALW
12
PR199
PR199
100K_0402_5%~D
100K_0402_5%~D
12
PR273
PR273
22K_0402_5%~D
22K_0402_5%~D
PQ63A
PQ63A
PR223
PR223
390K_0402_5%~D
390K_0402_5%~D
3
5
4 21
PQ40B
PQ40B
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
12
PR271
PR271
100K_0402_5%~D
100K_0402_5%~D
13
D
D
PQ51
PQ51
2
RHU002N06_SOT323
RHU002N06_SOT323
G
G
S
S
SW_GND <48>
61
2
1 2 3 6
PR202
PR202
620K_0402_5%~D
620K_0402_5%~D
PR204
PR204
1 2
33_0402_5%~D
33_0402_5%~D
61
2
PQ40A
PQ40A
2N7002DW-T/R7_SOT363-6~D
PD34
PD34 RB751S40T1_SOD523-2~D
RB751S40T1_SOD523-2~D
2N7002DW-T/R7_SOT363-6~D
2
2
PQ63B
PQ63B
3
2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
5
4
FDS6679AZ_SO8~D
FDS6679AZ_SO8~D
4
12
12
PC263
PC263
PR356
PR356
0_0402_5%~D
0_0402_5%~D
SLICE_BAT_PRES#<35,37,43>
G
G
G
G
PQ38
PQ38
1U_0603_25V6-K~D
1U_0603_25V6-K~D
+5V_ALW
12
PR272
PR272
100K_0402_5%~D
100K_0402_5%~D
13
D
D
PQ50
PQ50 RHU002N06_SOT323
RHU002N06_SOT323
S
S
12
PR274
PR274
22K_0402_5%~D
22K_0402_5%~D
13
D
D
PQ52
PQ52 RHU002N06_SOT323
RHU002N06_SOT323
S
S
8 7
5
+3.3V_ALW2
12
5
3
NB_AC_OFF <37,43,48>
NB_AC_OFF_BJT <43>
RB751V-40_SOD323~D
RB751V-40_SOD323~D
+DC_IN_SS
12
3
4
http://hobi-elektronika.net/
PD33
PD33
RB751S40T1_SOD523-2~D
RB751S40T1_SOD523-2~D
2 1
DOCK_AC_OFF <35,37>
12
PR354
PR354 330K_0402_5%~D
330K_0402_5%~D
PBATT_PSRC
PD19
PD19
PR329
PR329
100K_0402_5%~D
100K_0402_5%~D
PQ69B
PQ69B 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
NTGD4161PT1G_TSOP6~D
NTGD4161PT1G_TSOP6~D
S
S
12
PR325
PR325
1 2
240K_0402_5%~D
240K_0402_5%~D
2
2 3
PQ34
PQ34 FDS6679AZ_SO8~D
FDS6679AZ_SO8~D
8 7
5
PR361
PR361
330K_0402_5%~D
330K_0402_5%~D
1 2
PQ59B
PQ59B
D
D
42
G
G
3
1 2 61
12
PR363
PR363
1K_1206_5%
1K_1206_5%
12
PC262
PC262
PR327
PR327
1U_0603_25V6-K~D
1U_0603_25V6-K~D
47K_0402_5%~D
47K_0402_5%~D
PQ69A
PQ69A 2N7002DW-T/R7_SOT363-6~D
2N7002DW-T/R7_SOT363-6~D
PD16
PD16 PDS1040S-13_POWERDI5-3
PDS1040S-13_POWERDI5-3
1
1 2 36
PR200
PR200
47K_0402_1%~D
47K_0402_1%~D
+NBDOCK_DC_IN_SS
PR326
PR326
1 2
240K_0402_5%~D
240K_0402_5%~D
12
NTGD4161PT1G_TSOP6~D
NTGD4161PT1G_TSOP6~D
2
G
G
4
12
+DOCK_PWR_BAR
2
IMD2AT-108_SC74-6~D
IMD2AT-108_SC74-6~D
12
PC192
PC192
PR197
PR197
240K_0402_5%~D
240K_0402_5%~D
4 3
0.47U_0805_25V7K~D
0.47U_0805_25V7K~D
PQ35A
+DC_IN_SS
PQ59A
PQ59A
G
G
1
PR328
PR328
1 2
47K_0402_5%~D
47K_0402_5%~D
13
D
D
PQ43
PQ43 RHU002N06_SOT323
RHU002N06_SOT323
S
S
PQ35A
D
D
65
IMD2AT-108_SC74-6~D
IMD2AT-108_SC74-6~D
S
S
PQ35B
PQ35B
2
16
PD18
PD18
2 3
RB715F_SC70-3~D
RB715F_SC70-3~D
PD20
PD20
12
RB751V-40_SOD323~D
RB751V-40_SOD323~D
RHU002N06_SOT323
RHU002N06_SOT323
12
PR198
PR198
22K_0402_5%~D
22K_0402_5%~D
EN_DOCK_PWR_BAR#
5
PQ36
PQ36
RHU002N06_SOT323
RHU002N06_SOT323
13
D
D
2
G
G
S
S
1 2
PR201
PR201
22K_0402_5%~D
22K_0402_5%~D
PD31
PD31 PDS5100H-13_POWERDI5-3
PDS5100H-13_POWERDI5-3
2 3
PQ39
PQ39 FDS6679AZ_SO8~D
FDS6679AZ_SO8~D
8 7
5
4
1
PR203
PR203
1 2
33K_0402_5%~D
33K_0402_5%~D
PQ77
PQ77
1
1 2 36
13
D
D
S
S
1
EN_DOCK_PWR_BAR <37>
12
PC193
PC193
2200P_0402_50V7K~D
2200P_0402_50V7K~D
PR355
PR355
0_0402_5%~D
0_0402_5%~D
EN_DOCK_PWR_BAR#
12
2
G
G
+PWR_SRC
12
PC194
PC194
0.1U_0603_25V7K~D
0.1U_0603_25V7K~D
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
5
4
3
2
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
Selector
Selector
Selector LA-4041P
LA-4041P
LA-4041P
50 56Friday, June 13, 2008
50 56Friday, June 13, 2008
50 56Friday, June 13, 2008
1
0.5
0.5
0.5
of
of
of
Page 51
5
Version ChangeList ( P.I. R.List )
Item Issue DescriptionDate
Request Owner
Solution Description Rev.
Page# Title
4
3
2
1
D D
C C
1 2
3 Dell
4
5
6
7
8
9
10
11
12
13 14
15
16
17 34
18 34
37 2007/10/08ECE5028 SCH165092 : change BID pop option to X01. R534 (depop) ; R529 ( pop ) 24 ICH 2007/10/08 SCH165096 : modify the net "TPM_ID" connection. change R273 from PD to GND to +3.3V_RUN. (PU = USH ; PD = china TPM)
40 PWR CTRL 2007/10/08 SCH165105 : modify LAN_DISABLE# connection (MH:10/02 email) Delete U61, add R934 and connect the net to U35(5028) pin 88. All Follow Roush circuit.
36 USH 2007/10/08 Compal SCH165106 : Change Y3 P/N & PCB footprint. P/N from SJ10000550L to SJ100005X0L(KDS). X01
36 USH 2007/10/11 Dell SCH165108 : MA schematic Issue list , item 139. X01
33 USB 2007/10/11 Compal
38 5035 2007/10/11 Dell
19 LVDS Conn 2007/10/11 Dell
42 LED 2007/10/11 Compal
35
eDOCK 2007/10/11 Dell SCH165220 : ESD solution on DOCK Conn. Add D65 & D66 , make them pop.
12 Cantiga 2007/11/02 Dell SCH165221 : Remove TV-out on LIO docking.
21 DP Circuit 2007/11/02 Compal SCH165222 : Follow Roush to have PD on DPC_CA_DET Add R377 (100K,PD)
22 ICH 2007/11/02 Dell SCH165223 : Foloow DELL GPIO table, GPIO date code : 1025 Modify U10(ICH), pinF6, net name from MDC_RST_DIS# to GNT3#/GPIO55 33 USB 2.0 2007/11/02 Compal
23 ICH 2007/11/02 Dell SCH165224 : To delete RTC detection circuit. Have discussed with MH, HW needs to provide more spacing for ME structure support.
31 CardBus 2007/11/02 Compal SCH165229 : SD card PWR S/W is not DELL AVL.(U28) Change U28 to DELL AVL, TI part.
Mini Card 2007/11/03 Compal
USH5880 2007/11/03 Compal SCH165214 : Per BRCM's comments for L69 concern. Change L69 to 450mA (rated current), They suggest to use 400mA at least. X01
Compal
SCH165110: (1) Per connector spec of the location JESA1. (2) Per 10/25 GPIO table, modify net name & connection. Also refer to Roush DF174483 issue.
SCH165113 : Wrong PWR Rail (PU) for DOCK SMBUS.
SCH165218 : to add webcam control PWR circuit.
SCH165219 : Modify LED circuit concept.
SCH165223 : MDC couldn't be detected issue
SCH165216 : (1)Follow Roush schematic for R449. (2)follow Roush to pop C553,C572 for EMI noise
change the connection ; NET" SMC_ADD15 " to GND. NET " SMC_ADD16 " to +3.3VRUN. (1)To swap the USB2 & USB3 connection to the JESA1 (2)modify connection, U29 pin4 for ESATA_USB_PWR_EN#,U53 pin4 for USB_POWERSHARE_PWR_EN#. (3)Per Roush DF174483, chnage the PU PWR from 3.3VALW to 3.3VALW2 for below, USB_SIDE_EN# ; ESATA_USB_PWR_EN# ; USB_POWERSHARE_EN#.
Modify the PU PWR rail from 5VALW to 3VALW below, DOCK_SMB_DAT ; DOCK_SMB_CLK.
Add Q125, Q126 to control Webcam PWR
Modify LED circuit concept
(1)disconnect TV out signals to U4,delete R674,R677,R678,R669,R762,R763. (2) make U4, pin15,pin19,pin20,pin31,pin22,pin23 all NC. (3) connect U2(MCH), pinF25,H25,K25,H24,B24,A24,M25 to GND. (4) U2(MCH),PinL28 connect to 1.5V filter.
R326 needs to PU to +5V_RUN and per GPIO table 10/25, MDC_RST_DIS# should be connected to U35(5028) pin84.
to delete below Locations are: R92,R96,Q123,R913,R914
(1)make R449 (pop) and change to 100K ohm. (2)make C553 (pop) & C572(pop) for EMI noise concern.
X01Compal X01 X01
X01
X01
X01
X01
X01 X01
X01
X01
X01
X01
X01
X01
X01
19 34
B B
20 34
21 30
22 37
23 37
24
25 36
26 28
27 39 28 38
29 36
A A
10
USH5880 2007/11/03 Dell SCH165213 : BIOS no need SC_DET function. Delete R489,R830, and U35 Pin84 change to MDC_RST_DIS#. X01
ECE5028 2007/11/15 Compal SCH165211 : Follow Roush to add 10K PD on SYS_LED_MASK# Add R669 (10K , PD to GND) X01
LAN Transfomer
2007/11/15 Compal SCH165209 : Duplicate location for function on MB & IO board. To delete R395 ~ R397 on MB to get more room for layout. X01
ECE5028 2007/11/19 Compal SCH165206 : ALWON Oscillating issue To Add D4 & R20 to the 5028 input on the INSTANT_ON_SW# signal X01
Intel LAN 2007/11/19 Compal SCH165207 : To Add Intel LOM LDO for 2.65/2.5V To Add Q50,Q146,C482,R1020,R1017,R1018,R1019,C483,C484 X01
GMCH 2007/11/19 Dell SCH165208 : To Add level shift circuit for MCH HDA.
To Add Q50,Q146,C482,R1020,R1017,R1018,R1019,C483,C484 To pop R42,R44,R685~R687,R243~R246. X01
USH5880 2007/11/19 Compal SCH165205 : To delete R495,R499 Follow Roush schematic, R495 & R499 can be replaced with short. X01
Codec AMP. 2007/11/20 Dell SCH165253 : Dell Roush WLP Results (1) On MB: C436 & C437; change from 1U 1206 25V to 2.2U 1206 25V
(2) On IO : C2 & C3 from 1uF 0603 to 2.2uF 0805
X01
TP/KB 2007/11/20 Compal SCH165256 : To remove ECE1088 related circuit To remove U38(ECE1088), C677,C676,R747,R650,R826 to have more layout room X01 MEC5035 2007/11/20 Compal SCH165257 : To remove SPI ROM related circuit on MEC5035 (1) to delete U37,R591,R589,C672,R590,R592,R593,R558.
USH5880 2007/11/20 Dell SCH165263 : FP_RESET# signal from USH5880 to BIO connector
(2) make U37, Pin67 ~ Pin69,Pin48 for NC. (1)Add the connection of FP_RESET# between USH5880(U32), pinC3 to JBIO1 pin5.
Also add R483(4.7K) PU on the net FP_RESET#. (2) chnage JBIO1 connector to TYCO_1734242, same as Roush part. (3) delete the connection of BIO_DET# to the ICH pinA8,and delete R823.
X01
X01
DELL CONFIDENTIAL/PROPRIETARY
Title
Title
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
5
4
3
2
Title
Changed-List History 1
Changed-List History 1
Changed-List History 1
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
LA-4041P
LA-4041P
LA-4041P
51 56Thursday, June 05, 2008
51 56Thursday, June 05, 2008
51 56Thursday, June 05, 2008
of
of
1
of
Page 52
2
Version ChangeList ( P.I. R.List )
Item Issue DescriptionDate
Request Owner
Solution Description Rev.
Page# Title
1
30 18 EMC4002
31 38 MEC5035 2007/11/20 DELL SCH165272 : change net name following PWR circuit naming. (1) From ACAV_IN_DOCK# to ACAV_DOCK_SRC#
32 21 DP circuit 2007/11/20 Compal SCH165273 : Per derating data from Roush team to change D10. to change D10 from SDM10U45 to B0540WS for derating issue X01 33 33 USB2.0 2007/11/20 Compal LAY165112 : U54 need to be placed close to ICH. change the common mode choke connection between SW and connector. 34 30 LAN SW 2007/11/20 DELL SCH165275 : To change MDI BUS L20 ~ L27 value Per Roush WI: SCH164889, we have to change the value for L20 ~ L27 from 36nH to 22nH
B B
35 30 LAN SW 2007/11/21 Compal SCH165306 : To remove MDI terminations and caps for LAN TX/RX Follow Roush schematic to remove R384~R391;C488~C491
36 18 EMC4002 2007/11/21 DELL SCH165309 : EMC4002 POWER_SW# input - to add AND gate. To add U68,R169,R170,C1050,R1014,R1015, follow Roush. X01
37 35 Docking 2007/11/21 DELL SCH165310 : docking pinout change to support battery slice. To assign the Pin 41 of the docking connector for +NBDOCK_DC_IN_SS X01
38 33 USB2.0 2007/11/21 Compal SCH165312 : Follow Roush team to add a Cap on U54 Pin8. Follow Roush team to add a Cap on +3.3V_SUS of U54 Pin8. X01
39 37 ECE5028 2007/11/21 DELL SCH165313 : To update 5028 GPIO (1) chnage U35 Pin82, from DELL_ESATA_PWR_EN# to ESATA_USB_PWR_EN#
40 37
41 37 ECE5028 2007/11/21 DELL Disconnect SNIFFER_DET# from ICH pin AE18 and connect it toEC5028 pin 33.
42 34 Mini Card 2007/11/21 DELL SCH165320 : To pop R458 and R449. Follow Roush to pop R458 and R449. R449 change to 100K. X01
43 24 ICH 2007/11/22 DELL SCH165338 : To modify the pop option for the net ICH_LAN_RST# Follow Roush to depop R271, and pop R276 X01
44 7 CPU 2007/11/22 DELL SCH165342 : To change BOM pop option and value of ITP circuit
45
46
47
48
49 7
A A
50 10
52 31,32 CardBus 2007/12/06 Compal SCH165942 : Ricoh review result
53
54
55
2007/11/20 DELL SCH165267 : To add the connection of PWR_MON_GFX (1) add the net of PWR_MON_GFX, between U3 pin39 and PR185 pin2.
38
7 CPU 2007/11/26 DELL SCH165380 : voltage step up issue on H_RESET# To depop the R923 to solve the voltage step up issue on H_RESET# X01
24 ICH 2007/11/27 DELL SCH165428 : To remove the second SPI ROM on ICH to delete R295,R304,R305,C329,U13,R306,R308,R309,R307 X01
36 USH5880 2007/11/27 Compal SCH165429 : To delete R846,R847 Per FAE's feedback, we can delete them for more layout room.
36 Codec 2007/11/27 DELL SCH165430 : To delete R329 Because we'll fix by PD R331 only. This is for I2C or SPI selection X01
1351
10
21
37,38
ECE5028 MEC5035
CPU 2007/11/28 Compal SCH165508 : To add 0 ohm resisters for ESD concern. ESD team require to have some 0 ohm series resisters on the ITP I/F.
GMCH 2007/11/29 Compal SCH165550 : To change R181 value for DP functional workable Per Roush PT build result, need to change the R181 from 100K to 4.02K X01
GMCH 2007/12/07 Compal SCH165943 : To modify the HDA circuiut change U67 to bi-direction part, and delete U66,C1048,C1049 X01
Display Port 2007/12/08 Compal SCH165944 : To Follow Intel suggestion to update DP circuit Add Q162,Q163 and modify the DP concept to meet Intel suggestion. X01
5035,5028 2007/12/08 Compal SCH165945 : To follow Roush team Instant SW circuit Add R1036,R445,R933,depop R20,depop C100,depop U57, Depop R560 X01
2007/11/21 DELL SCH165315 : To update 5035 & 5028 GPIO
(2) Add R938 (0 ohm, pop) and add R999 (270K , depop) (3) change R932 from 0 ohm to 4.7K
(2) From ACAV_IN_MB/DOCK to ACAV_IN (3) also remove U59,C101 ; and add U69,C672.
to improve the IEEE return loss margins.
(2) change U35 Pin104, from ESATA_USB_PWR_EN# to USB_POWERSHARE_PWR_EN# (3) delete R489,R830
For 5035, (1) Pin30, from DEBUG_ENABLE# to SUSPWROK, no more net is called DEBUG_ENABLE# (2) Pin19, from SUSPWROK to RC_ID For 5028, (1) Pin 70, change to NC. (2) Pin 71, follow Roush to be LCD_TST only,remove R517.
Rename, SNIFFER_DET# to PWR_BTN_BD_DET#
(1) R785 change to depop (2) R65,R66,R62,R64,R67, from 51 ohm to 56 ohm. (3) R60 from 10K to 150 ohm
Those resisters are the srap pin for chip version control. B0: pop R844,R845 ; so remove R846,R847
to add R780 ~ R784,R789.
SCH165564 : this is Roush team EE WI To remove D1 & R122 X01Compal2007/12/03GMCH
(1) CBS_CCD1#/CBS_CCD2# add C502/C503 270PF pull down. (2) U52.+1.5V_CARD add C101,+3.3V_CARDAUX add C105 10uF 0805. (3) R657,R684,R790 deopo,because chip internal have pull up. (4) PinA14, FIL0 add 0402 0.01uF C603
DELL CONFIDENTIAL/PROPRIETARY
Title
Title
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
2
1
Title
Changed-List History 2
Changed-List History 2
Changed-List History 2
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
LA-4041P
LA-4041P
LA-4041P
X01
X01
X01
X01
X01
X01
X01
X01SCH165316 : To change SNIFFER_DET# connection
X01
X01
X01
X01
52 56Thursday, June 05, 2008
52 56Thursday, June 05, 2008
52 56Thursday, June 05, 2008
of
of
of
Page 53
2
Item Issue DescriptionDate
Request
Owner
Solution Description Rev.
Page# Title
56 24 ICH X01
2007/12/08 DELL SCH165946 : To Follow Schematic, it's feedback from Intel To add R210 10K(@) PU to +3.3V_ALW_ICH on the net"LAN_DISABLE#"(depop)
1
57 10 GMCH 2007/12/10 Compal SCH165947 : Intel asks to change R180,R182,R183 value. R180,R182,R183 from 100K to 4.02K. X01 58
37 ECE5028 2007/12/17 Compal SCH166250 : To change the BID from X01 to X02 pop R530, depop R535 ; pop R534, depop R529 X02 59 35 Docking 2007/12/17 DELL SCH166251 : to add PU option for DOCK_DET# Add R1038, and depop R124 X02 60 12 Cantiga 2007/12/17 DELL SCH166253 : to change the R672 value follow Roush team to change the value from 1.02K to 976 ohm. X02 61 12 Cantiga 2007/12/17 DELL SCH166255 : To change R688 value R688 from 2.37K to 2.4K X02 62
42 LED 2007/12/17 Compal SCH166258 : to add D67 for backdrive issue to add D67 to solve backdrive issue in S3 , +3.3VWLAN to +5VRUN via body diode. X02 63 18 EMC4002 2007/12/17 DELL SCH166260 : to follow Rosuh to disable the 2.5V from EMC4002 to add R211, depop R149, depop C238,C239 X02 64 21 DP 2007/12/17 DELL SCH166262 : to follow Roush schematic to pop R875 follow Roush UMA DP circuit to pop R875 X02
65 27 Codec 2007/12/17 DELL SCH166266 : to follow Roush team to change C408 ~ C411 value C408 ~ C411 from 1uF to 2.2uF 0805 10V X02
66
B B
67 38 MEC5035 2007/12/17 DELL SCH166269 : update the connection of ACAV_DOCK_SRC# The signal ACAV_DOCK_SRC# can be removed from the 5035
18,21 37,38,42
EMC4002,DP 5028,5035,LED
2007/12/17 DELL SCH166268 : About 74AHCT1G08GW AND Gate issue Change U68, U60, U69, U57, and U65 from 74AHCT1G08GW to 74AHC1G08GW
X02
X02
68 42 LED 2007/12/17 DELL SCH166271 : to follow Roush to add Q150 and R1039(depop) to follow Roush to add Q150 and R1039(depop) X02
69 33,38 USB,MEC5035 2007/12/17 DELL SCH166273 : to modify for the connection "CELL_CHARGER_DET#" add D68,D69,R1040,Delete R926,change C1013 from 0.1u to 1u. follow Roush team. X02
70 6,8,24 CLK,CPU,ICH 2007/12/17 DELL SCH166276 : Intel NOA test point compliance Add R1041~R1045. X02
71 33 USB2.0 2007/12/17 DELL SCH166277 : to add esata repeter U72 related circuit to add U72,C490,C489,R306,R307,R305,C1052,C488 and U72 change to PI2EQX3201BZFE
72 35 Dock 2007/12/21 Compal SCH166435 : Hot Docking then Docking side Apdater Protect add D70 and R1057 on docking connector, and add C1055, R1059.
MEC5035 pin41 change to "DOCK_POR_RST#" to dock pin140
73 35 Dock 2007/12/28 Compal SCH166508 : DP function finalize to change DP/DVI circuit add R1060~R1063 for DDC, R1064/R1065 for CD_DET, R1066~R1069 for pull up an dlow
74 36 USH 2007/12/28 Dell SCH166328: Add a series resistor on PLTRST3# for the USH
75 37 2007/12/28 Compal SCH166510 : DOCK_AC_OFF signals problem Cause the Battery Slice make the DOCK_AC_OFF always Low, add D72/R1071, PR356 and
76 42
IO 5028
LED 2008/1/2 Compal SCH166540: DF186056 : ROUSH issues, Maybach have same
RESET_N
design and similar ME design. Follow Roush suggest for LED Resistors value
Add R1070 for PLTRT3# to USH RST_N
PD33. But depop it Change the LED resistors value:
(1) R997 --> 68ohm (power on LED on IO board) (2) others Blue color LED change to 1K : R125, R556, R596, R655, R659, R663, R665, R661, R668, R689, R1000
X02
X02
X02
X02
X02
X02
X0377 SCH168204 : change BID to X03 pop R529, depop R5342008/02/13 CompalIO 502837 78 37 IO 5028 2008/02/13 Dell SCH168206 : follow Roush X05 schematic pop D72, depop R1072, pop R1071 (33K ohm) X03 79
36 USH5880 2008/02/13 Dell SCH168207 : USB EA issue change R468/R469 from 22ohm to 0ohm X03 80 33 USB2.0 2008/02/13 Dell SCH168208 : Follow Roush to add bypass resisters on U54. add R1082,R1083 (make them depop) X03 81 18 EMC4002 2008/02/13 Dell SCH168209 : change R152 from 0ohm to0.82ohm for LDO input change R152 from 0ohm to 0.82ohm X03 82 6 CLOCK 2008/02/13 Dell SCH168210 : Follow Roush to change L1 (derating problem) change L1 to DC PWR Part BK2125HS601 X03 83 84 35 edock 2008/02/13 Dell SCH168211 : follow Roush to depop R1057 depop R1057
36 USH5880 2008/02/13 Dell Schematic : Follow Roush to pop R849 to support USH Low PWR pop R849
X03
X03 85 33 USB2.0 2008/02/13 Dell SCH168213 : for esata EA to pop R1046 pop R1046 X03 86 10 MCH 2008/02/13 Dell SCH168215 : follow Roush to add R1088(depop) for Intel debug depop R1088 X03 87 24,36 ICH,USH5880 2008/02/13 Dell SCH168216 : To have disable / enable TPM pop option 3@ = disable TPM , 4@ = enable TPM
88 42 LED 2008/02/13 Dell SCH168217 : to change R997 value, LED current over spec change R997 to 82ohm X03 89 33 USB2.0 2008/02/13 Dell SCH168218 : Follow Roush to update ESATA circuit Add R1075,R1074,R1079,R1080,R1077,R1078 X03
A A
90 13 MCH 2008/02/13 Dell SCH168219 : debug +3.3V_RUN backdrive issue in S3 Add R1076 X03
R273(4@),D71(4@),R1058(4@) R304(3@),R489(3@)
X03
91 27 Codec 2008/02/13 Dell SCH168220 : Per vendor feedback, change L18 to BLM18EG601SN1D L18 change to BLM18EG601SN1D X03 92 27 Codec 2008/02/13 Dell SCH168221 : Per vendor feedback, update codec circuit Add L35,delete C392,R328(Depop),R327 & R828 change to 499K ohm X03
SCH168223 : Dock SMBUS timing failed Change R565, R567 to 2.2K ohm X0338 MEC5035 2008/02/13 Dell93 94 10 MCH 2008/02/15 Dell SCH168224 : Follow Roush to change R180~R183 value change to 2.2K X03 95 7 CPU 2008/02/15 Dell SCH168225 : Follow Roush to update ITP circuit resister value R65 from 56ohm to 150ohm;R66 from 56ohm to 649ohm;R64 from 56ohm to 39ohm
96 27 Codec 2008/02/20 Dell SCH168336 : Follow Roush to change C406 to 10uF
R67 from 56ohm to 27ohm;R57 from 1Kohm to 124ohm C406 change to 10uF, C436/C437 change to 10uF
X03
X03
to change C436/C437 from 2.2uF to 10uF for Audio performance 97 21 DP 2008/02/20 Dell
SCH168338 : to change R377 value to follow DP spec. R377 change to 1M ohm.
X03
DELL CONFIDENTIAL/PROPRIETARY
Title
Title
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
2
1
Title
Changed-List History 3
Changed-List History 3
Changed-List History 3
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
LA-4041P
LA-4041P
LA-4041P
53 56Thursday, June 05, 2008
53 56Thursday, June 05, 2008
53 56Thursday, June 05, 2008
of
of
of
Page 54
Item Issue DescriptionDate
Request
Owner
Solution Description Rev.
Page# Title
2
1
98 21 DP 2008/02/20 DELL SCH168340:To modify DP circuit as Roush schematic pop R875,R278 ; depop R1066,R674,R650,R1069 X03
99 9 CPU 2008/02/20 DELL SCH168341:To update CPU Bypass caps value & pop option (1) change C56 ~ C61 from 220uF to 270uF (2) depop C59. X03
100 27 Codec 2008/02/20 Compal SCH168349 : modify codec circuit to have analog GND To add analog GND to solve noise problems. X03
101 27 Codec 2008/02/21 Compal To improve Audio noise problem.
SCH168528 :To modify Audio circuit after discussing with ADI
1. change C401 to 0.1uF
2. change C408/C409 to 0.22uF
3. change C410/C411 to 0.068uF
4. add C77/C78/C79/C81/R308/R309
5. delete C397
X03
102 36 USH5880 2008/02/21 Compal SCH168529 : to modify RFID circuit for EMI issue. Add L71,L72,C1056,C1057 X03 103 18 EMC4002 2008/02/25 Compal SCH168530 : chnge R153 value to meet the formula of Ra. R153 change to 3.16K X03 104 33 USB2.0 2008/02/29 Compal SCH168775 : To pop U51 per ESD testing result pop U51 X03
B B
105 23,29.36 ICH,USH,LAN 2008/02/29 Compal SCH168776 : X'tal EA result to change some Caps value C296/C297 from 15pF to 10pF ; C475/C476 from 27pF to 12pF;C609/C608 from 22pF to 12pF X03 106 27 Codec 2008/3/3 Compal/IDT SCH168837 : Follow Roush to add R1091/R1092 for Audio noise add R1091/R1092 (100 ohm) X03 107 39 TP/INT KB/LID 2008/3/3 DELL SCH168840 : M09 S3 backdrive issue Touch pad vendor use 5VALW for SMBUS,to add R1093,Ro1094, and depop R594/R595 X03 108 23 ICH 2008/3/3 Compal SCH168842 : 24MHz noise issue (EMI feedback) pop C300,C302,C309 X03 109 31 CardBus 2008/3/4 Compal SCH168876 : Modify SD card circuit per EMI's feedback R416 change to 33ohm and add C397(33pF) X03 110 40 PWR CTRL 2008/3/5 Compal SI4336DY will phse out, impact location Q61,Q67 Q61,Q67 from SI4336DY to NTMS4107NR2G X03 111 20 CRT 2008/3/5 Compal SCH168968 : modify RGB circuit to pass EMI/HW timing L61/L62/L63 from BLM18BB750SN1D to ; depop C267/C268 BLM18BB470SN1D; depop C390/C518/C996 112 36 USH5880 2008/3/6 DELL SCH169090 : Per Roush EE WI SCH167486 R849 change to 1.5K , R915 change to 300 ohm X03
L8/L9/L10 change to R830/R831/R832 all for 0 ohm
X03
113 X0331 CardBus 2008/3/6 Compal SCH169116 : X'tal EA result (location: X3) change C515 to 22pF, C514 to 27pF 114 21 DP circuit 2008/3/11 DELL (1)To implement the DP S/W as SN74CBTD3306 for MB & Docking sideSCH169224 : modify DP circuit X03
(2)F1, change to 1206L150PR, make it pop, add C485 (10 uF), R184(depop) 115 12 MCH 2008/3/11 DELL SCH169225 : follow Roush to add 75 ohm on TV signals Add R1114 ~ R1116 X03 116 33 USB2.0 2008/3/11 DELL SCH169226 : to bypass USB S/W depop U54,C1045 ; pop R1082,R1083 X03 117 27 Codec 2008/3/11 ADI SCH169231 : to modify Audio circuit (1) C77,C78,C79,C81 change to 1000pF (2) L35 change to LBR2012T101K
118 6,37,38
,36
119 24 ICH 2008/3/12 DELL SCH169282 : add 2nd SPI ROM add R385,R375,U13,C392,R383,R329.R384,R386,R387 X03
Clock,5028 5035, dock
2008/3/12 Compal SCH169269 : to improve system noise R19 to 39ohm,R285(pop),C318(pop),R26 to 39ohm,R527(pop),C656(pop)
(3) add C481(0.1uF) (4) C410/C411 change to 0.22uF
(5) C408,C409 change to 1uF (6) R1091,R1092,R340,R342 change to 200 ohm
(7) R308,R309 change to 10 M ohm and use AGND
R32 to 39ohm,R588(pop),C673(pop),R29 to 39ohm, R744(pop),C589(pop)
X03
X03
120 24 ICH 2008/3/13 DELL to delete the change for item 119 to delete R385,R375,U13,C392,R383,R329.R384,R386,R387 X03
24121 ICH 2008/3/12 DELL SCH169282 : add 2nd SPI ROM add R385,R375,U13,C392,R383,R329.R384,R386,R387 X03
add R1049,R1060, add SPI selection connection of SPI_WP#_SEL X03122 24 ICH 2008/3/17 DELL SCH169460 : add connection for SPI ROM selection 123 6 Clock 2008/3/18 DELL SCH169486 : 33MHz clock shared issue CLK_PCI_PCM connection change to U1 pin 33. Pin 32 is for dock 33MHz ONLY. X03 124 21,35 DP,eDOCK 2008/4/28 Compal SCH170959 : C985/C984 from 0.1uF to 0.033uF for ESD concern C985/C984 from 0.1uF to 0.033uF. X04 125 24 ICH 2008/4/28 DELL SCH170960 : to depop 2nd SPI ROM to depop R385,R1060,R375,U13,C392,R383,R329,R384,R386 X04 126 27 Codec 2008/4/28 Compal SCH170961 : EMI concern for DMIC_CLK change R338 to L75, and pop C486 X04 127 27 Codec 2008/4/28 DELL SCH170962 : bypass double inverter of DAI_DI depop U18,U19,C418,C419 and add R762 X04 128 35 eDOCK 2008/4/28 Compal SCH170963 : Follow Roush to add R1095,R1096 add R1095,R1096. (0 ohm) X04 129 37 ECE5028 2008/4/28 Compal SCH170964 : change BID depop R539 add R534, depop R530 add R535, add R531 depop R536 X04 130 40 PWR CTRL 2008/4/28 Compal SCH170965 : add discharge circuit of 3.3VRUN add R625(39 ohm) and Q79 X04 131 42 LED 2008/5/7 Compal SCH171234 : SNIFFER LED only support BLUE color depop Q100,R667 X04 132 18 EMC4002 2008/5/7 Compal SCH171233 : FAN speed couldn't be dectected issue add D38 X04 133 23 ICH 2008/5/8 Compal SCH171331 : WLAN detection issue Follow Roush to add R84,R96 10K PD. (R84 & R96 all depop) X04 134 40 PWR CTRL 2008/5/26 Compal SCH172014 : Follow Roush to change C688 value. C688 from 4700pF to 3300pF. X04A
A A
135 10 MCH 2008/5/26 Compal SCH171331 : PCIe detection for WLAN issue Add Q153~Q155, R1118~R1123 , C1049 X04A 136 24,38 ICH,MEC5035 2008/6/2 DELL SCH172196 : re-route ODD_DET# add a connection to MEC5035 pin 34 also. A00 137 37 ECE5028 2008/6/2 Compal SCH172197 : BID changed from X04 to A00 POP R529, DEPOP R534 A00 138 29 82567LM 2008/6/6 DELL SCH172399 : LOM IEEE test result from Intel C475 & C476 from 12PF to 27PF to pass LOM IEEE test A00 139 42 LED 2008/6/6 Compal SCH172401 : Breath LED current issue R997 from 82 ohm to 100 ohm for current limited A00 140 24 ICH 2008/6/6 Compal SCH172404 : SAWTOOTH waveform on SERIRQ issue Add R122(33 ohm) A00 141 36 USH5880 2008/6/13 BRCM BRCM feedback for PI circuit C1056/C1057 from 5% to 1% ; C641/C647 from 5% to 1% A00
Title
Title
Title
<Title>
<Title>
<Title>
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
LA-4041P 1.0
Custom
LA-4041P 1.0
Custom
LA-4041P 1.0
Custom
Date: Sheet
Date: Sheet
2
1
Date: Sheet
of
54 56Friday, June 13, 2008
of
54 56Friday, June 13, 2008
of
54 56Friday, June 13, 2008
Page 55
5
Issue Description
Version Change List (P. I. R.List )
Item Date
Request Owner
Solution Description Rev.
Page# Title
4
3
2
1
D D
431 +DC_IN 11/17 Battery slice need detect
+DC_IN2 43 11/17 leverage
11/173 43 +DC_IN
484 Charger
5
C C
48 Charger
648
50
7 From "ACAV_IN_DOCK" to "ACAV_DOCK_SRC"
48 50
Charger Selector
Charger Selector
8 48 Charger
11/17
11/17
11/17
11/17
11/17
leverage Roush
Roush
leverage Roush
leverage Roush
leverage Roush
leverage Roush
leverage Roush
leverage Roush
NB battery is insert or not.
DCIN_CBL_DET# damage ECE5028
Roush component and rework changes for Dcoking test
NB DC blocking MOSFET won't turn off when Dock AC insert.
When ACIN is no power
+PWR_SRC exist on Docking connector through the DOCK_DCIN_IS+ and -
A global signal name change for all notebooks
SCH165050: Validate EMC4002 VIN1/VCP1/VCP2 for UMA & Discrete for PT1 SMT
Add PQ61 NTR4502PT1G, and PD32 RB751_SOD323 Connect to DOCK_SMB_ALERT# and SLICE_BAT_PRES#
Add ESD diedo PD17 DA204U_SOT323 at DCIN_CBL_DET# Series PR221 1K_0402_5% between PJPDC1, PIN1 and DCIN_CBL_DET# Parallel PC254 0.47uF_0402_6.3V on DCIN_CBL_DET#
PC4 change form 0.47uF_0805_25V to 0.1uF_0805_25V PR14 change form 240K_0402_5% to 1M_0402_5% PR17 change form 47K_0402_1% to 220K_0402_5% PR18 change form 47K_0402_1% to 22K_0402_5% PR342 change form 0_0402_1% to 100K_0402_5%
Add PQ44 RHU002N06 control NB DC blocking MOSFET. Control singal is NB_AC_OFF Series PR284 200K_0402_1% between PQ44 PIN1 and ACAV_IN Add PD30 B540C parallel PQ34
Add LM393 to replace ISL88731 ACOK function(PU11B)Charger of ISL88731 will turn off
Add PQ62 NTGD4161PT1G series DOCK_DCIN_IS+ and ­Add PQ63 RHU002N06 to control PQ62 on/off
From "ACAV_IN_DOCK#" to "ACAV_DOCK_SRC#"
Depop UL circuit.
X01
X01
X01
X01
X01
X01
X01
X01
PBATT DC blocking MOSFET won't turn off
50
9
B B
Selector
10 43 +DCIN
48
11
50
Selector charger
12 43 +DCIN
13 50 Selector
14 48 Charger
A A
5
11/17
11/20
12/17 Dell
12/28 leverage
12/28 leverage
leverage Roush
EE / SCH165224
Dell11/30
Roush
Roush
when Docking AC insert. It will cause Battery or adapter protect.
follow HW change
for slice function implement
change DCIN connector for ESD issue of "DCIN_CBL_DET#"
follow Roush
follow Roush
4
Add PD18 RB715F_SOT323, PD20 and PD19 RB751V_SOD323, PR329 100K_0402_5% PR328 and PR327 47K_0402_5%, PR326 and PR325 240K_0402_5% PQ69 2N7002DW-7-F_SOT363-6, PQ59 NTG6161PT1G_TSOP6 Extra net name add +NBDOCK_DC_IN_SS from Docking connector
To delete the RTC detection circuit
change charger output to FB pin15 net name from PBATT+ to +VCHGR Add PQ41 PQ70 PR351 PR352 PR353 between +VCHGR and PBATT+
from Molex_87437_0663 to MOLEX_87437-0763
change PQ63 from RHU002N06 to 2N7002DW ADD PD33 RB751V ADD PR354 ADD PQ77 RHU002N06 and PR355 0 ohm
Change PC131 from TBD to 0.047uF
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
C
C
C
Date: Sheet
Date: Sheet
3
2
Date: Sheet
X01
X01
X01
X02
X02
X02
<Title>
<Title>
<Title>
<Doc> 1.0
<Doc> 1.0
<Doc> 1.0
1
of
55 56Thursday, June 05, 2008
of
55 56Thursday, June 05, 2008
of
55 56Thursday, June 05, 2008
Page 56
5
Issue Description
Version Change List (P. I. R.List )
Item Date
Request Owner
Solution Description Rev.
Page# Title
4
3
2
1
D D
4715 +Vcore 02/18
Selector5016 02/18
02/18
18 48/50 charger /
19
C C
selector
Charger48 03/06 Compal Delete non-use circuit
02/26 Compal
20 50 Selector 03/06 Compal
21 47 +Vcore 03/11 Maxim
Dell / Maxim
Merle DELL
Reduce Ring-backwithin 20mV when change bulk caps from 4*220uF to 3*270uF
Fix BITS CR196131 and CR196130
Fix Jitter issue17 47 +Vcore Maxim
location change for Charger 2nd source X76 BOM control
For slice battery hot docking issue
For driver IC power down issue Add PR321 PR322 PR323 from IC pin 2 to GND
22 44-50 All 03/19 Compal EMI solution
PR129 change from 909 ohm to 825 ohm
Add PR363 1K_1206 and PC262 1U_0603_25V from +NBDOCK_DC_IN_SS to ground Add PD35 RB751S40T1_SOD523-2 from NB_AC_OFF# to ACAV_IN_NB
change PR123 to 10_ohm change PC122 to PR320 10_ohm
change PR141 to PR217 change PR217 to PR141 change PR228 to PR218 change PR218 to PR351 change PR230 to PR219 change PR219 to PR352 change PR229 to PR220 change PR220 to PR353 change PR284 to PR307 change PQ62 to PQ70 change PQ70 to PQ76
delete +DC_IN_SS to PR217 and PR217.
Change PQ40 from IMD2AT to 2N7002DW change PR202 from240K_ohm ot 620k_ohm change PR204 from 47K_ohm to 33_ohm add PR222 390K_ohm and PR223 390K_ohm add PD34 RB751S40T1
Change PR32 PR33 PR57 PR58 PR64 PR74 PR91 PR144 PR177 to 2.2_ohm Add PC198 PR211 PC199 PR212 PC200 PR213 PC201 PR214 PC202 PR215 PC87 PR72 PC91 PR75 PC100 PR90 PC102 PR95 PC114 PR108 PC118 PR119 PC204 PR216 PC184 PR181 PC128 PC130
23 45 1.5V/1.05v 4/23 Compal
B B
24 47 Vcore 4/23 Maxim
25 49
26 43 DC-IN 6/3
A A
ADP3209 4/23 Intel
Compal
Compal
Selector5027
5
6/4
Compal
change non-lead free part to lead free part PR47 change from SD03415830L to SD03415838L
Driver IC power down issue need change resistor value
Follow Roush VGFX DC load line slope change to -7.5mOhm
Glitch issue on SLICE_BAT_PRES#
Reserve a pull high resistor between +3.3V_ALW2 and SLICE_BAT_PRES#
change PR321 PR322 PR323 to 33K
Change PR192 from 75K_0603 to 68.1K_0603
Add PC257:SE074152K8L(S CER CAP 1500P 50V +-10% X7R 0402) between pin2 of PQ61 and GND.
Add un-pop PR330:SD02847018L(S RES 1/16W 4.7K +-5% 0402) between +3.3V_ALW2 and PQ40B.5.
http://hobi-elektronika.net/
4
3
Title
Title
Title
<Title>
<Title>
<Title>
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
<Doc> 1.0
C
<Doc> 1.0
C
<Doc> 1.0
C
Date: Sheet
Date: Sheet
2
Date: Sheet
1
of
56 56Thursday, June 05, 2008
of
56 56Thursday, June 05, 2008
of
56 56Thursday, June 05, 2008
Loading...