TH8082
Single LIN Transceiver
www.melexis.com
Page 6 Data Sheet Rev 1.0 June 2001
Static Characteristics
(V
S
= 6 to 18V, VCC= 4.5 to 5.5V, TA = -40 to +125°C, unles s otherwi se specified)
All voltages are referenced to ground (GND), positive currents are flow into the IC.
Parameter Symbol Conditions Min Typ Max Unit
PIN VS,VCC
Supply current, dominant I
Sd
VS = 18V,VCC = 5.5V, TxD=L 50 µA
Supply current, dominant I
CCd
VS = 18V,VCC = 5.5V, TxD =L 1 mA
Supply current, recessive I
Sr
VS = 18V,VCC = 5.5V TxD = H 8 20 µA
Supply current, recessive I
CCr
VS = 18V,VCC = 5.5V TxD = H 20 30 µA
V
CC
undervoltage lockout V
CC_UV
EN = H, TxD = L 2.75 4.3 V
Supply current, sleep mode I
Ss1
VS = 18V,VCC = 0V TxD open 25 50 µA
PIN BUS / TRANSMITTER
Bus output voltage, dominant V
ol_BUS
TxD=L , I
BUS
= 40mA,VS > 7.3V 1.2 V
Bus output voltage, recessive V
oh_BUS
TxD=open
0.8*
V
S
+ 0.7
V
Bus short circuit current I
BUS_SHORT
TxD=L , V
BUS
> 1.2V, VS > 7.3V 40 200 mA
Bus input current, recessive I
BUS_leakp
TxD open ,V
BUS
= Vs -20 20 µA
Bus reverse polarity curr., rec. I
BUS_leakn
Loss of GND ,VS =12V, V
BUS
=0 -1 1 mA
Bus pull up resistor R
BUS_pu
TxD open, V
BUS
=0 20 30 47
kΩ
PIN BUS / RECEIVER
Bus input threshold, recessive
to dominant
V
ihBUS_rd
TxD open ,
-8V<V
BUS
< V
ihBUS_rd
0.4x VS 0.45* V
S
V
Bus input threshold, dominant to
recessive
V
ihBUS_rd
TxD open ,
V
ihBUS_rd
<V
BUS
< 18V
0.55* V
S
0.6*V
S
V
Bus input hysteresis V
BUS_hys
20 mV
PIN TXD, EN
High level input voltage V
ih
Rising edge 0.7* V
CC
V
Low level input voltage V
il
Falling edge 0.3* V
CC
V
TxD pull up current, high level I
IH_TXD
V
TxD
= 4V -125 -50 -25 µA
EN pull down current, low level I
IL_EN
V
EN
= 1V, V
CC
= 0V 12 25 50 µA
TxD pull up current, low level I
IL_TXD
V
TxD
= 1V -500 -250 -100 µA
EN pull down current, high level I
IH_EN
V
EN
= 4V, V
CC
= 0V 50 125 250 µA