ANALOG DEVICES AD5204 Service Manual

4-/6-Channel

FEATURES

256 positions Multiple independently programmable channels

AD5204—4-channel

AD5206—6-channel Potentiometer replacement Terminal resistance of 10 kΩ, 50 kΩ, 100 kΩ 3-wire SPI-compatible serial data input +2.7 V to +5.5 V single-supply operation; ±2.7 V dual-supply

operation Power-on midscale preset

APPLICATIONS

Mechanical potentiometer replacement Instrumentation: gain, offset adjustment Programmable voltage-to-current conversion Programmable filters, delays, time constants Line impedance matching

GENERAL DESCRIPTION

The AD5204/AD5206 provide 4-/6-channel, 256-position digitally controlled variable resistor (VR) devices. These devices perform the same electronic adjustment function as a potentiometer or variable resistor. Each channel of the AD5204/ AD5206 contains a fixed resistor with a wiper contact that taps the fixed resistor value at a point determined by a digital code loaded into the SPI-compatible serial-input register. The resistance between the wiper and either endpoint of the fixed resistor varies linearly with respect to the digital code transferred into the VR latch. The variable resistor offers a completely programmable value of resistance between the A terminal and the wiper or the B terminal and the wiper. The fixed A-to-B terminal resistance of 10 k, 50 k, or 100 k has a nominal temperature coefficient of 700 ppm/°C.

Each VR has its own VR latch that holds its programmed resistance value. These VR latches are updated from an internal serial-to-parallel shift register that is loaded from a standard 3-wire serial-input digital interface. Eleven data bits make up the data-word clocked into the serial input register. The first three bits are decoded to determine which VR latch is loaded with the last eight bits of the data-word when the returned to logic high. A serial data output pin at the opposite end of the serial register (AD5204 only) allows simple daisy chaining in multiple VR applications without requiring additional external decoding logic.

CS

strobe is

Digital Potentiometers

AD5204/AD5206

FUNCTIONAL BLOCK DIAGRAMS

D7

D0

D7

D0

AD5204

RDAC

LATCH

1

R

RDAC

LATCH

4

R

CS

CLK

SDO

SDI

GND

A2 A1 A0

DO

D7

SER REG

D0

DI

POWER-ON

PRESET

EN

ADDR

DEC

8

Figure 1.

D7

D0

D7

D0

AD5206

RDAC

LATCH

1

R

RDAC

LATCH

6

R

CS

CLK

SDI

GND

A2 A1 A0

D7

SER REG

DI

D0

POWER-ON

PRESET

EN

ADDR

DEC

8

Figure 2.

An optional reset (PR) pin forces all the AD5204 wipers to the midscale position by loading 0x80 into the VR latch.

The AD5204/AD5206 are available in the 24-lead surfacemount SOIC, TSSOP, and PDIP packages. The AD5204 is also available in a 32-lead, 5 mm × 5 mm LFCSP package. All parts are guaranteed to operate over the extended industrial temperature range of −40°C to +85°C. For additional single-, dual-, and quadchannel devices, see the AD8400/AD8402/AD8403 data sheets.

V

DD

A1

W1

B1

A4

W4

B4

SHDN

V

SS

PR

V

DD

A1

W1

B1

A6

W6

B6

V

SS

6884-001

06884-002

Rev. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Anal og Devices for its use, nor for any infringements of patents or ot her rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

AD5204/AD5206

REVISION HISTORY

7/10—Rev. B to Rev. C

Changes to Digital Input and Output Voltage to GND

Parameter, Table 2............................................................................. 6

Changes to Ordering Guide.......................................................... 18

5/09—Rev. A to Rev. B

Changes to Table 1............................................................................ 3

Changes to Absolute Maximum Ratings....................................... 6

Changes to Figure 7.......................................................................... 8

Changes to Table 4............................................................................ 8

Typical Performance Characteristics........................................... 10

Operation......................................................................................... 12

Programming the Variable Resistor............................................. 13

Rheostat Operation.................................................................... 13

Programming the Potentiometer Divider................................... 14

Voltage Output Operation......................................................... 14

Digital Interfacing .......................................................................... 15

Test Circuits..................................................................................... 16

Outline Dimensions....................................................................... 17

Ordering Guide .......................................................................... 18

11/07—Rev. 0 to Rev. A

Updated Format.................................................................. Universal

Added 32-Lead LFCSP Package .......................................Universal

Changed R

Changes to Absolute Maximum Ratings........................................6

Changes to Operation Section...................................................... 12

Updated Outline Dimensions....................................................... 17

Changes to Ordering Guide.......................................................... 18

9/99—Revision 0: Initial Version

to RAB............................................................Universal

BA

Rev. C | Page 2 of 20

AD5204/AD5206

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

VDD = 5 V ± 10% or 3 V ± 10%, VSS = 0 V, VA = VDD, VB = 0 V, −40°C < TA < +85°C, unless otherwise noted.

Table 1.

Parameter Symbol Conditions Min Typ1 Max Unit

DC CHARACTERISTICS RHEOSTAT MODE2

Resistor Differential NL3 R-DNL RWB, VA = no connect −1 ±0.25 +1 LSB

Resistor Nonlinearity Error3 R-INL RWB, VA = no connect −2 ±0.5 +2 LSB

Nominal Resistor Tolerance4 ΔRAB TA = 25°C −30 +30 %

Resistance Temperature Coefficient ΔRAB/ΔT VAB = VDD, wiper = no connect 700 ppm/°C

Nominal Resistance Match ΔR/RAB

Channel 1 to Channel 2, Channel 3, and Channel 4, or to Channel 5 and Channel 6;

= VDD

V

AB

Wiper Resistance RW IW = 1 V/R, VDD = 5 V 50 100 Ω

DC CHARACTERISTICS POTENTIOMETER

DIVIDER MODE

2

Resolution N 8 Bits

Differential Nonlinearity5 DNL −1 ±0.25 +1 LSB

Integral Nonlinearity5 INL −2 ±0.5 +2 LSB

Voltage Divider Temperature Coefficient ΔVW/ΔT Code = 0x40 15 ppm/°C

Full-Scale Error V

Zero-Scale Error V

Code = 0x7F −2 −1 0 LSB

WFSE

Code = 0x00 0 1 2 LSB

WZSE

RESISTOR TERMINALS

Voltage Range6 V

, VB, VW VSS VDD V

A

Capacitance7 Ax, Bx CA, CB f = 1 MHz, measured to GND, code = 0x40 45 pF

Capacitance7 Wx CW f = 1 MHz, measured to GND, code = 0x40 60 pF

Shutdown Current8 I

0.01 5 μA

A_SD

Common-Mode Leakage ICM VA = VB = VW = 0, VDD = +2.7 V, VSS = −2.5 V 1 nA

DIGITAL INPUTS AND OUTPUTS

Input Logic High VIH VDD = 5 V/3 V 2.4/2.1 V

Input Logic Low VIL VDD = 5 V/3 V 0.8/0.6 V

Output Logic High VOH R

Output Logic Low VOL IOL = 1.6 mA, V

= 1 kΩ to 5 V 4.9 V

PULL–UP

= 5 V 0.4 V

LOGI C

Input Current IIL VIN = 0 V or 5 V ±1 μA

Input Capacitance7 C

5 pF

IL

POWER SUPPLIES

Power Single-Supply Range VDD range VSS = 0 V 2.7 5.5 V

Power Dual-Supply Range VDD/VSS range ±2.3 ±2.7 V

Positive Supply Current IDD VIH = 5 V or VIL = 0 V 12 60 μA

Negative Supply Current ISS VSS = −2.5 V, VDD = +2.7 V 12 60 μA

Power Dissipation9 P

VIH = 5 V or VIL = 0 V 0.3 mW

DISS

Power Supply Sensitivity PSS ΔVDD = 5 V ± 10% 0.0002 0.005 %/%

DYNAMIC CHARACTERISTICS

7, 10

Bandwidth −3 dB BW_10K RAB = 10 kΩ 721 kHz

BW_50K RAB = 50 kΩ 137 kHz

BW_100K RAB = 100 kΩ 69 kHz

Total Harmonic Distortion THDW VA = 1.414 V rms, VB = 0 V dc, f = 1 kHz 0.004 %

VW Settling Time (10 kΩ/50 kΩ/100 kΩ) tS VA = 5 V, VB = 0 V, ±1 LSB error band 2/9/18 μs

Resistor Noise Voltage e

N_WB

= 5 kΩ, f = 1 kHz, PR = 0

R

WB

0.25 1.5 %

9 nV/√Hz

Rev. C | Page 3 of 20

AD5204/AD5206

Parameter Symbol Conditions Min Typ1 Max Unit

INTERFACE TIMING CHARACTERISTICS

Input Clock Pulse Width tCH, tCL Clock level high or low 20 ns Data Setup Time tDS 5 ns Data Hold Time tDH 5 ns CLK-to-SDO Propagation Delay13 t CS Setup Time CS High Pulse Width Reset Pulse Width tRS 90 ns CLK Fall to CS Fall Setup

CLK Fall to CS Rise Hold Time CS Rise to Clock Rise Setup

1

Typicals represent average readings at 25°C and VDD = 5 V.

2

Applies to all VRs.

3

Resistor position nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions.

R-DNL measures the relative step change from the ideal position between successive tap positions. Parts are guaranteed monotonic. See the test circuit in Figure 28. I

= VDD/R for both VDD = 3 V and VDD = 5 V.

W

4

VAB = VDD, wiper (VW) = no connect.

5

INL and DNL are measured at VW with the RDAC configured as a potentiometer divider similar to a voltage output DAC. VA = VDD and VB = 0 V. DNL specification limits

of ±1 LSB maximum are guaranteed monotonic at operating conditions. See the test circuit in Figure 27.

6

Resistor Terminal A, Terminal B, and Wiper W have no limitations on polarity with respect to each other.

7

Guaranteed by design and not subject to production test.

8

Measured at the Ax terminals. All Ax terminals are open circuited in shutdown mode.

9

P

is calculated from (IDD × VDD). CMOS logic level inputs result in minimum power dissipation.

DISS

10

All dynamic characteristics use VDD = 5 V.

11

Applies to all parts.

12

See the timing diagrams (Figure 3 to Figure 5) for the location of the measured values. All input control voltages are specified with tR = tF = 2.5 ns (10% to 90% of 3 V)

and timed from a voltage level of 1.5 V. Switching characteristics are measured using both VDD = 3 V and VDD = 5 V.

13

The propagation delay depends on the values of VDD, RL, and CL (see the Operation section).

7, 11 , 12

RL = 2 kΩ , CL < 20 pF 1 150 ns

PD

t

15 ns

CSS

t

40 ns

CSW

t

0 ns

CSH0

t

0 ns

CSH1

t

10 ns

CS1

Rev. C | Page 4 of 20

AD5204/AD5206

TIMING DIAGRAMS

1

SDI

CLK

CS

V

OUT

(DATA IN)

(DATA OUT)

V

A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0

0

1

0

1

0

V

DD

0V

RDAC LATCH LOAD

Figure 3. Timing Diagram

1

SDI

SDO

CLK

CS

OUT

Ax OR Dx Ax OR Dx

0

1

Ax OR Dx Ax OR Dx

0

1

0

t

CSH0

1

0

V

DD

0V

t

DS

t

CH

t

CL

t

CSS

Figure 4. Detailed Timing Diagram

1

PR

0

V

DD

V

OUT

0V

±1 LSB ERROR BAND

Figure 5. AD5204 Preset Timing Diagram

t

DH

±1 LSB ER ROR BAND

t

RS

t

S

t

PD_MAX

t

CS1

t

CSH1

±1 LSB

06884-003

t

CSW

t

S

±1 LSB

06884-004

6884-005

Rev. C | Page 5 of 20

AD5204/AD5206

ABSOLUTE MAXIMUM RATINGS

TA = 25°C, unless otherwise noted. Stresses above those listed under Absolute Maximum Ratings

Table 2.

Parameter Rating

VDD to GND −0.3 V to +7 V VSS to GND 0 V to −7 V VDD to VSS 7 V VA, VB, VW to GND VSS, VDD IA, IB, I

Pulsed

W

1

±20 mA

Continuous

10 kΩ End-to-End Resistance ±11 mA 50 kΩ and 100 kΩ End-to-End

±2.5 mA

Resistance

Digital Input and Output Voltage

to GND

−0.3 V to ( VDD + 0.3 V) or 7 V

(whichever is less) Operating Temperature Range −40°C to +85°C Maximum Junction Temperature

(T

max)

J

150°C

Storage Temperature −65°C to +150°C Reflow Soldering

Peak Temperature 260°C

Time at Peak Temperature 20 sec to 40 sec Package Power Dissipation ( TJ max − TA)/θJA Thermal Resistance, θ

2

JA

PDIP (N-24-1) 63°C/W

SOIC (RW-24) 52°C/W

TSSOP (RU-24) 50°C/W

LFCSP (CP-32-3) 32.5°C/W

1

Maximum terminal current is bounded by the maximum current handling of

the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

2

Thermal resistance (JEDEC 4-layer (2S2P) board). Paddle soldered to board.

may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

Rev. C | Page 6 of 20

AD5204/AD5206

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

NC

1

2

NC

GND

3

4

CS

PR

V

SHDN

SDI

CLK

SDO

V

NC

DD

SS

AD5204

5

TOP VIEW

6

(Not to Scale)

7

8

9

10

11

12

NC = NO CONNECT

Figure 6. AD5204 SOIC/TSSOP/PDIP Pin Configuration

Table 3. AD5204 SOIC/TSSOP/PDIP Pin Function Descriptions

Pin No. Name Description

1, 2, 12 NC Not Connected. 3 GND Ground. 4

Chip Select Input (Active Low). When CS returns high, data in the serial input register is decoded based on the address

CS

bits, and then it is loaded into the target RDAC latch.

5

PR

Preset to Midscale (Active Low). This pin sets the RDAC registers to 0x80.

6 VDD Positive Power Supply. This pin is specified for operation at both 3 V and 5 V. It is the sum of |VDD| + |VSS| < 5.5 V. 7

SHDN

Terminal A Open-Circuit Shutdown (Active Low Input). This pin controls VR 1 through VR 4. 8 SDI Serial Data Input. Data is input MSB first. 9 CLK Serial Clock Input. This pin is positive edge triggered. 10 SDO Serial Data Output. This pin is an open-drain transistor and requires a pull-up resistor.

11 VSS Negative Power Supply. This pin is specified for operation at both 0 V and −2.7 V. It is the sum of |VDD| + |VSS| < 5.5 V. 13 B3 Terminal B RDAC 3. 14 W3 Wiper RDAC 3. Address = 0102. 15 A3 Terminal A RDAC 3. 16 B1 Terminal B RDAC 1. 17 W1 Wiper RDAC 1. Address = 0002. 18 A1 Terminal A RDAC 1. 19 A2 Terminal A RDAC 2. 20 W2 Wiper RDAC 2. Address = 0012. 21 B2 Terminal B RDAC 2. 22 A4 Terminal A RDAC 4. 23 W4 Wiper RDAC 4. Address = 0112. 24 B4 Terminal B RDAC 4.

B4

24

W4

23

A4

22

B2

21

20

W2

A2

19

18

A1

W1

17

16

B1

A3

15

14

W3

B3

13

06884-006

Rev. C | Page 7 of 20

AD5204/AD5206

V

DD

SDO

CLK

32 31 30 29 28 27 26 25

1

S

NC

B3

W3

A3

NOTES

1. NC = NO CONNECT .

2. THE LF CSP PACKAGE HAS AN EXPOSED PADDLE THAT SHO ULD BE CONNECTE D TO GND AND THE ASSOCI ATED PCB GROUND PLATE .

PIN 1

2

INDICATO R

3

4

5

6

7

8

9 10 11 12 13 14 15 16

NC

Figure 7. AD5204 LFCSP Pin Configuration

Table 4. AD5204 LFCSP Pin Function Descriptions

Pin No. Name Description

1 VSS Negative Power Supply. This pin is specified for operation at both 0 V and −2.7 V. It is the sum of |VDD| + |VSS| < 5.5 V. 2 to 5, 9,

NC Not Connected. 16, 17, 21 to 24

6 B3 Terminal B RDAC 3. 7 W3 Wiper RDAC 3. Address = 0102. 8 A3 Terminal A RDAC 3. 10 B1 Terminal B RDAC 1. 11 W1 Wiper RDAC 1. Address = 0002. 12 A1 Terminal A RDAC 1. 13 A2 Terminal A RDAC 2. 14 W2 Wiper RDAC 2. Address = 0012. 15 B2 Terminal B RDAC 2. 18 A4 Terminal A RDAC 4. 19 W4 Wiper RDAC 4. Address = 0112. 20 B4 Terminal B RDAC 4. 25 GND Ground. 26

Chip Select Input (Active Low). When CS returns high, data in the serial input register is decoded based on the address

CS

bits, and then it is loaded into the target RDAC latch.

27

PR

Preset to Midscale (Active Low). This pin sets the RDAC registers to 0x80. 28 VDD Positive Power Supply. This pin is specified for operation at both 3 V and 5 V. It is the sum of |VDD| + |VSS| < 5.5 V. 29

SHDN

Terminal A Open-Circuit Shutdown (Active Low Input). This pin controls VR 1 through VR 4. 30 SDI Serial Data Input. Data is input MSB first.

31 CLK Serial Clock Input. This pin is positive edge triggered. 32 SDO Serial Data Output. This pin is an open-drain transistor and requires a pull-up resistor.

V

SDI

SHDNPRCS

AD5204

TOP VIEW

(Not to Scale)

B1W1A1

GND

24

NC

23

NC

22

NC

21

NC

20

B4

19

W4

A4

18

NC

17

A2

B2

NC

W2

06884-053

Rev. C | Page 8 of 20

AD5204/AD5206

A6

1

2

W6

B6

3

4

GND

V

SDI

CLK

V

W5

CS

DD

SS

B5

A5

AD5206

5

TOP VIEW

6

(Not to Scale)

7

8

9

10

11

12

NC = NO CONNECT

Figure 8. AD5206 SOIC/TSSOP/PDIP Pin Configuration

Table 5. AD5206 Pin Function Descriptions

Pin No. Name Description

1 A6 Terminal A RDAC 6. 2 W6 Wiper RDAC 6. Address = 1012. 3 B6 Terminal B RDAC 6. 4 GND Ground. 5

Chip Select Input (Active Low). When CS returns high, data in the serial input register is decoded based on the

CS

address bits, and then it is loaded into the target RDAC latch. 6 VDD Positive Power Supply. This pin is specified for operation at both 3 V and 5 V. It is the sum of |VDD| + |VSS| < 5.5 V. 7 SDI Serial Data Input. Data is input MSB first. 8 CLK Serial Clock Input. This pin is positive edge triggered. 9 VSS Negative Power Supply. This pin is specified for operation at both 0 V and −2.7 V. It is the sum of |VDD| + |VSS| < 5.5 V. 10 B5 Terminal B RDAC 5. 11 W5 Wiper RDAC 5. Address = 1002. 12 A5 Terminal A RDAC 5. 13 B3 Terminal B RDAC 3. 14 W3 Wiper RDAC 3. Address = 0102. 15 A3 Terminal A RDAC 3. 16 B1 Terminal B RDAC 1. 17 W1 Wiper RDAC 1. Address = 0002. 18 A1 Terminal A RDAC 1. 19 A2 Terminal A RDAC 2. 20 W2 Wiper RDAC 2. Address = 0012. 21 B2 Terminal B RDAC 2. 22 A4 Terminal A RDAC 4. 23 W4 Wiper RDAC 4. Address = 0112. 24 B4 Terminal B RDAC 4.

B4

24

W4

23

A4

22

B2

21

20

W2

A2

19

18

A1

W1

17

16

B1

A3

15

14

W3

B3

13

06884-019

Rev. C | Page 9 of 20

AD5204/AD5206

–

TYPICAL PERFORMANCE CHARACTERISTICS

120

110

100

90

80

70

VDD/VSS= ±2.7V

60

SWITCH RESI STANCE (Ω)

50

40

30

–3.0 –2.0 –1.0 0 1.0 2.0 3.0 4.0 5.0 6.0

Figure 9. Incremental On Resistance of the Wiper vs. Voltage Figure 12. −3 dB Bandwidth vs. Terminal Resistance,

V

DD/VSS

= 2.7V/0V

COMMON MODE (V)

VDD/VSS= 5.5V/0V

0

VDD = ±2.7V

–2

V

= –2.7V

SS

V

= 100mV rms

A

–4

DATA =

0x

80

V

A

NORMALIZE D GAIN (dB)

1k 10k 100k 1M

06884-007

OP42

FREQUENCY (Hz)

100kΩ

±2.7 V Dual-Supply Operation

10kΩ

50kΩ

06884-010

5.99

–6.00

–6.01

–6.02

–6.03

V

= +2.7V

DD

V

= –2.7V

SS

V

= 100mV rms

A

DATA = 0x80 T

= 25°C

A

V

A

OP42

V

= 0V

B

100 1k 10k 100k

100kΩ

FREQUENCY (Hz)

GAIN (dB)

–6.04

–6.05

–6.06

–6.07

–6.08

–6.09

50kΩ

Figure 10. Gain Flatness vs. Frequency

0

V

= 2.7V

DD

–2

= 0V

V

SS

= 100mV rms

V

–4

A

0x80

DATA =

T

= 25°C

A

2.7V

NORMALIZE D GAIN (dB)

+1.5V

1k 10k 100 k 1M

OP42

FREQUENCY (Hz)

10kΩ

100kΩ

Figure 11. −3 dB Bandwidth vs. Terminal Resistance,

2.7 V Single-Supply Operation

50kΩ

10kΩ

0

–6

–12

–18

–24

–30

GAIN (dB)

–36

–42

–48

–54

–60

6884-008

1k 10k 100k 1M

VDD = +2.7V

= –2.7V

V

SS

= 100mV rms

V

A

= 25°C

T

A

DATA = 0x80

DATA = 0x40

DATA = 0x20

DATA = 0x10

DATA = 0x08

DATA = 0x04

DATA = 0x02

DATA = 0x01

V

A

OP42

FREQUENCY (Hz)

06884-011

Figure 13. Bandwidth vs. Code, 10 kΩ Version

0

–6

–12

–18

–24

–30

GAIN (dB)

–36

–42

–48

–54

–60

6884-009

1k 10k 100k 1M

VDD = +2.7V

= –2.7V

V

SS

= 100mV rms

V

A

= 25°C

T

A

DATA = 0x80

DATA = 0x40

DATA = 0x20

DATA = 0x10

DATA = 0x08

DATA = 0x04

DATA = 0x02

DATA = 0x01

V

A

OP42

FREQUENCY (Hz)

06884-012

Figure 14. Bandwidth vs. Code, 50 kΩ Version

Rev. C | Page 10 of 20

AD5204/AD5206

0

–6

–12

–18

–24

–30

GAIN (dB)

–36

–42

–48

–54

–60

1k 10k 100k 1M

VDD = +2.7V

= –2.7V

V

SS

= 100mV rms

V

A

= 25°C

T

A

DATA = 0x80

DATA = 0x40

DATA = 0x20

DATA = 0x10

DATA = 0x08

DATA = 0x04

DATA = 0x02

DATA = 0x01

V

A

OP42

FREQUENCY (Hz)

Figure 15. Bandwidth vs. Code, 100 kΩ Version

2.5

2.0

1.5

SINGLE SUPPLY

VDD = V

SS

1.0

TRIP POINT (V)

DUAL SUPPLY

VSS= 0V

06884-013

8

TA = 25°C

7

6

5

I

4

3

SUPPLY CURRENT (mA)

2

I

DD

I

, VDD/VSS = ±2.7V/0V, DATA = 0x55

DD

1

0

10k 100k 1M 10M

IDD, VDD/VSS = 5.5V/0V, DATA = 0x55

, VDD/VSS = ±2.7V, DATA = 0x55

SS

I

, VDD/VSS = 5V/0V, DAT A = 0xFF

DD

I

, VDD/VSS = ±2.7V, DATA = 0xFF

SS

, VDD/VSS = 2.7V/0V, DATA = 0xFF

FREQUENCY (Hz)

Figure 18. Supply Current vs. Clock Frequency

60

50

VDD= 5.0V ± 10%

40

30

PSRR (dB)

20

VDD = 3.0V ± 10%

VSS = –3.0V ± 10%

TA = 25°C

06884-016

0.5

0

123456

SUPPLY VOLTAGE VDD (V)

Figure 16. Digital Input Trip Point vs. Supply Voltage

100

ISS AT VDD/VSS = ±2.7V

10

1

I

AT VDD/VSS = ±2.7V

0.1

SUPPLY CURRENT (mA)

0.01

0.001 0123456

DD

I

AT VDD/VSS = 2.7V/0V

DD

INCREMENTAL I NPUT LOG IC VOLT AGE (V)

IDD AT VDD/VSS = 5.5V/0V

TA = 25°C

Figure 17. Supply Current vs. Input Logic Voltage

06884-014

06884-015

10

0

10 100 1k 10k 100k

FREQUENCY (Hz)

Figure 19. Power Supply Rejection vs. Frequency

1

VDD = +2.7V V

= –2.7V

SS

T

= 25°C

A

R

= 10kΩ

AB

0.1

0.01 NONINVERTING TEST CIRCUI T

THD + NOISE (%)

0.001 INVERTING TEST CIRCUI T

0.0001

10 100 1k 10k 100k

FREQUENCY (Hz)

Figure 20. Total Harmonic Distortion Plus Noise vs. Frequency

06884-017

6884-018

Rev. C | Page 11 of 20

AD5204/AD5206

S

OPERATION

The AD5204 provides a 4-channel, 256-position digitally controlled VR device, and the AD5206 provides a 6-channel, 256-position digitally controlled VR device. Changing the programmed VR settings is accomplished by clocking an 11-bit serial data-word into the SDI pin. The format of this data-word is three address bits, MSB first, followed by eight data bits, MSB first. Table 6 provides the serial register data-word format.

Table 6. Serial Data-Word Format

Address Data

B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0

A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 MSB LSB MSB LSB 210 28 27 20

See Tab le 1 0 for the AD5204/AD5206 address assignments to decode the location of the VR latch receiving the serial register data in Bit B7 through Bit B0. The VR outputs can be changed one at a time in random sequence. The AD5204 presets to midscale by asserting the recovery at power up. Both parts have an internal power-on preset that places the wiper in a preset midscale condition at power on. In addition, the AD5204 contains a power shutdown pin

SHDN

(

) that places the RDAC in a zero power consumption

state, where terminals Ax are open circuited and wipers Wx are

PR

pin, simplifying fault condition

connected to terminals Bx, resulting in only leakage currents being consumed in the VR structure. In shutdown mode, the VR latch settings are maintained so that the VR settings return to their previous resistance values when the device is returned to operational mode from power shutdown.

R

HDN

D7 D6 D5 D4 D3 D2 D1 D0

RDAC

LATCH

AND

DECODER

Figure 21. AD5204/AD5206 Equivalent RDAC Circuit

S

R

S

R

S

R

S

Ax

Wx

Bx

06884-044

Rev. C | Page 12 of 20

AD5204/AD5206

PROGRAMMING THE VARIABLE RESISTOR

RHEOSTAT OPERATION

The nominal resistance of the RDAC between Terminal A and Terminal B is available with values of 10 k, 50 k, and 100 k. The last digits of the part number determine the nominal resistance value; for example, 10 k = 10 and 100 k = 100. The nominal resistance (R accessed by the wiper terminal, plus Terminal B contact. The 8-bit data-word in the RDAC latch is decoded to select one of the 256 possible settings. The first connection of the wiper starts at Terminal B for the 0x00 data. This Terminal B connection has a wiper contact resistance of 45 . The second connection (for a 10 k part) is the first tap point, located at 84  [= R resistance)/256 + R

W

third connection is the next tap point, representing 78 + 45 = 123  for the 0x02 data. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at 10,006 . The wiper does not directly connect to Terminal A. See Figure 21 for a simplified diagram of the equivalent RDAC circuit.

The general transfer equation determining the digitally programmed output resistance between the Wx and Bx terminals is

R

(Dx) = (Dx)/256 × RAB + RW (1)

WB

where Dx is the data contained in the 8-bit RDACx latch, and R

is the nominal end-to-end resistance.

AB

For example, when V

B

output resistance values are set as outlined in Tabl e 7 for the RDAC latch codes (applies to the 10 kΩ potentiometer).

Table 7. Output Resistance Values for the RDAC Latch Codes— V

= 0 V and Terminal A = Open Circuited

B

D (Dec) RWB (Ω) Output State

255 10006 Full scale 128 5045

1 84 1 LSB 0 45 Zero scale (wiper contact resistance)

) of the VR has 256 contact points

AB

(nominal

AB

= 84  + 45 ] for the 0x01 data. The

= 0 V and Terminal A is open circuited, the

Midscale (PR

= 0 condition)

In the zero-scale condition, a finite total wiper resistance of 45  is present. Regardless of which setting the part is operating in, care should be taken to limit the current between Terminal A to Ter m in a l B, Wi pe r W t o Te r mi n al A , a n d Wip er W to Te rm i na l B, to the maximum continuous current of ±5.65 mA(10 k) or ±1.35 mA(50 k and 100 k) or pulse current of ±20 mA. Otherwise, degradation or possible destruction of the internal switch contact, can occur.

Like the mechanical potentiometer that the RDAC replaces, the RDAC is completely symmetrical. The resistance between Wiper W and Terminal A produces a digitally controlled resistance, R should be tied to the wiper. Setting the resistance value for R

. When these terminals are used, Terminal B

WA

starts at a maximum value of resistance and decreases as the data loaded to the latch is increased in value. The general transfer equation for this operation is

R

(Dx) = (256 − Dx)/256 × RAB + R

WA

W

(2)

where Dx is the data contained in the 8-bit RDACx latch, and

R

is the nominal end-to-end resistance.

AB

For example, when V

= 0 V and Terminal B is tied to Wiper W,

A

the output resistance values outlined in Ta b le 8 are set for the RDAC latch codes.

Table 8. Output Resistance Values for the RDAC Latch Codes— V

= 0 V and Terminal B Tied to Wiper W

A

D (DEC) RWA (Ω) Output State

255 84 Full scale 128 5045

Midscale (PR

= 0 condition) 1 10006 1 LSB 0 10045 Zero scale

The typical distribution of RAB from channel to channel matches to within ±1%. However, device-to-device matching is process lot dependent, having a ±30% variation. The change in R

in

AB

terms of temperature has a 700 ppm/°C temperature coefficient.

Rev. C | Page 13 of 20

AD5204/AD5206

PROGRAMMING THE POTENTIOMETER DIVIDER

VOLTAGE OUTPUT OPERATION

The digital potentiometer easily generates an output voltage proportional to the input voltage applied to a given terminal. For example, connecting Terminal A to 5 V and Terminal B to ground produces an output voltage at the wiper that can be any value from 0 V up to 1 LSB less than +5 V. Each LSB of voltage is equal to the voltage applied across Terminal A and Terminal B divided by the 256-position resolution of the potentiometer divider. The general equation defining the output voltage with respect to ground for any given input voltage applied to Terminal A and Terminal B is

V

(Dx) = Dx/256 × VAB + VB (3)

W

Operation of the digital potentiometer in the divider mode results in more accurate operation over temperature. In this mode, the output voltage is dependent on the ratio of the internal resistors, not the absolute value; therefore, the drift improves to 15 ppm/°C.

CLK

SDO*

SDI

SHDN*

CS

DO

SER REG

DI

DGND

EN

A2

ADDR

A1

DEC A0 D7

D0

8

PR

Figure 22. Block Diagram

D7

RDAC

LATCH

1

D0

R

AD5204/AD5206

D7

RDAC

LATCH

4/6

D0

R

*AD5204 ONLY

V

DD

A1

W1

B1

A4/A6

W4/W6

B4/B6

06884-047

Rev. C | Page 14 of 20

AD5204/AD5206

A

DIGITAL INTERFACING

The AD5204/AD5206 each contain a standard 3-wire serial input control interface. The three inputs are clock (CLK), chip select input (

CS

), and serial data input (SDI). The positiveedge-sensitive CLK input requires clean transitions to avoid clocking incorrect data into the serial input register. Standard logic families work well. If mechanical switches are used for product evaluation, they should be debounced by a flip-flop or by other suitable means. shows more detail of the internal digital circuitry. When

Figure 22

CS

is taken active low, the clock

loads data into the serial register on each positive clock edge

Tabl e 9

(see ). When using a positive (V

) and negative (VSS)

DD

supply voltage, the logic levels are still referenced to digital ground (GND).

The serial data output (SDO) pin contains an open-drain n-channel FET. This output requires a pull-up resistor to transfer data to the SDI pin of the next package. The pull-up resistor termination voltage can be larger than the V AD5204. For example, the AD5204 can operate at V

supply of the

DD

= 3.3 V, and the pull-up for the interface to the next device can be set at 5 V. This allows for daisy chaining several RDACs from a single-processor serial data line.

If a pull-up resistor is used to connect the SDI pin of the next device in the series, the clock period must be increased. Capacitive loading at the daisy-chain node (where SDO and SDI are connected) between the devices must be accounted for to successfully transfer data. When daisy chaining is used, the CS

should be kept low until all the bits of every package are clocked into their respective serial registers, ensuring that the address bits and data bits are in the proper decoding locations. This requires 22 bits of address and data complying to the dataword format outlined in if two AD5204 4-channel RDACs are daisy-chained. During shutdown (

Table 6

SHDN

), the SDO output pin is forced to the off (logic high state) position to disable power dissipation in the pull-up resistor. See for the equivalent

Figure 24

SDO output circuit schematic.

Table 9. Input Logic Control Truth Table

CLK

CS

PR SHDN

Register Activity

1

L L H H No SR effect; enables SDO pin. P L H H

Shift one bit in from the SDI pin. The

th

bit entered is shifted out of the

11 SDO pin.

X P H H

Load SR data into the RDAC latch

based on A2, A1, A0 decode (Tabl e 10). X H H H No operation. X X L H

Sets all RDAC latches to midscale;

wiper centered and SDO latch

cleared. X H P H Latches all RDAC latches to 0x80. X H H L

Open circuits all A resistor terminals,

connects Wiper W to Terminal B, and

turns off the SDO output transistor.

1

P = positive edge, X = don’t care, SR = shift register.

Rev. C | Page 15 of 20

Table 10. Address Decode Table

A2 A1 A0 Latch Decoded

0 0 0 RDAC 1 0 0 1 RDAC 2 0 1 0 0 1 1 1 0 0

RDAC 3 RDAC 4 RDAC 5 AD5206 only

1 0 1 RDAC 6 AD5206 only

The data setup and data hold times in the specification table determine the data valid time requirements. The last 11 bits of the data-word entered into the serial register are held when

returns high. When

CS

goes high, the address decoder is gated,

CS

enabling one of four or six positive-edge-triggered RDAC latches (see for details). Figure 23

D5204/AD5206

CS

CLK

SDI

Figure 23. Equivalent Input Control Logic

ADDR

DECODE

SERIAL

REGIS TER

RDAC 1 RDAC 2

RDAC 4/ RDAC 6

06884-048

The target RDAC latch is loaded with the last eight bits of the serial data-word, completing one DAC update. Four separate 8-bit data-words must be clocked in to change all four VR settings.

SHDN

CS

SERIAL

SDI

REGISTER

CLK

PR

Figure 24. Detail SDO Output Schematic of the AD5204

D

CK RS

Q

All digital pins (CS, SDI, SDO, PR,

SHDN

, and CLK) are

SDO

GND

06884-049

protected with a series input resistor and a parallel Zener ESD structure (see ). Figure 25

AD5204/AD5206

V

A

V

A

O

V

TEST CIRCUITS

340kΩ

Figure 25. ESD Protection of Digital Pins

A, B, W

Figure 26. ESD Protection of Resistor Terminals

DUT

A

V+

W

B

Figure 27. Potentiometer Divider Nonlinearity Error Test Circuit (INL, DNL)

V

SS

V

SS

LOGIC

06884-050

V+ = V

DD

1LSB = V+/256

V

MS

06884-051

06884-036

A

V

DD

V+

~

W

B

V

MS

V+ = VDD ± 10%

PSRR (dB) = 20 l og

∆V

PSS (%/%) =

∆V

MS

DD

∆V

( )

∆V

%

MS

DD

Figure 30. Power Supply Sensitivity Test Circuit (PSS, PSRR)

B

DUT

OFFSET

GND

W

V

IN

OFFSET BIAS

OP279

5V

V

OUT

6884-040

Figure 31. Inverting Programmable Gain Test Circuit

5

V

OUT

06884-041

OFFSET

GND

V

IN

W

A

OFFSET BIAS

OP279

B

DUT

Figure 32. Noninverting Programmable Gain Test Circuit

6884-039

NO CONNE CT

DUT

A

W

B

Figure 28. Resistor Position Nonlinearity Error

(Rheostat Operation; R-INL, R-DNL)

I

MS

V+

DUT

A

B

I

=

1V/R

W

NOMI NAL

V

W

V

MS

Figure 29. Wiper Resistance Test Circuit

I

W

V

MS

V+ V

DD

V

W2

RW =

WHERE V

W1

= VMS WHEN IW = 1/R

AND V

W2

06884-037

– [VW1 + IW(RAWII RBW)]

I

W

= VMS WHEN IW = 0

V

IN

DUT

FFSET

GND

B

2.5V

Figure 33. Gain vs. Frequency Test Circuit

DUT

W

B

I

SW

V

SS

6884-052

Figure 34. Incremental On-Resistance Test Circuit

W

RSW=

CODE =

TO V

DD

+15V

OP42

–15V

0.1 I

SW

0x00

V

OUT

6884-042

+

0.1V

–

06884-043

Rev. C | Page 16 of 20

AD5204/AD5206

OUTLINE DIMENSIONS

1.280 (32.51)

1.250 (31.75)

1.230 (31.24)

0.210 (5.33)

0.150 (3.81)

0.130 (3.30)

0.115 (2.92)

0.022 (0.56)

0.018 (0.46)

0.014 (0.36)

MAX

24

1

0.100 (2.54) BSC

0.070 (1.78)

0.060 (1.52)

0.045 (1.14)

13

12

0.280 (7. 11)

0.250 (6.35)

0.240 (6.10)

0.015 (0.38) MIN

SEATING PLANE

0.005 (0.13) MIN

0.060 (1.52) MAX

0.015 (0.38) GAUGE

PLANE

0.325 (8.26)

0.310 (7.87)

0.300 (7.62)

0.430 (10.92) MAX

0.195 (4.95)

0.130 (3.30)

0.115 (2.92)

0.014 (0.36)

0.010 (0.25)

0.008 (0.20)

CONTROLL ING DIMENS IONS ARE IN INCHES; MILLIMETE R DIMENSIO NS (IN PARENTHESES) ARE ROUNDED-O FF INCH EQ UIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRI ATE FOR USE IN DESIGN. CORNER LEADS M AY BE CONFIGURED AS WHOLE O R HALF LEADS.

COMPLIANT TO JEDEC STANDARDS MS-001

071006-A

Figure 35. 24-Lead Plastic Dual In-Line Package [PDIP]

Narrow Body

(N-24-1)

Dimensions shown in inches and (millimeters)

15.60 (0.6142)

15.20 (0.5984)

13

7.60 (0.2992)

7.40 (0.2913)

12

Wide Body

(RW-24)

10.65 (0.4193)

10.00 (0.3937)

2.65 (0.1043)

2.35 (0.0925)

SEATING PLANE

8° 0°

0.33 (0.0130)

0.20 (0.0079)

0 0

5

.

7

5

.

2

(

0

.

0

2

9

(

0

.

0

9

1.27 (0.0500)

0.40 (0.0157)

5

)

45°

8

)

06-07-2006-A

0.30 (0.0118)

0.10 (0.0039)

COPLANARITY

0.10

24

1

1.27 (0.0500)

BSC

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

0.51 (0.0201)

0.31 (0.0122)

COMPLIANT TO JEDEC STANDARDS MS-013-AD

Figure 36. 24-Lead Standard Small Outline Package [SOIC_W]

Dimensions shown in millimeters and (inches)

Rev. C | Page 17 of 20

AD5204/AD5206

24

PIN 1

0.15

0.05

0.10 COPLANARITY

7.90

7.80

7.70

13

4.50

4.40

4.30

121

0.65

BSC

0.30

0.19

COMPLIANT TO JEDEC STANDARDS MO-153-AD

1.20 MAX

SEATING PLANE

6.40 BSC

0.20

0.09

8° 0°

0.75

0.60

0.45

Figure 37. 24-Lead Thin Shrink Small Outline Package [TSSOP]

(RU-24)

Dimensions shown in millimeters

0.60 MAX

25

24

EXPOSED

PAD

(BOTTOM VIEW)

17

16

3.50 REF FOR PROPER CO NNE C T ION OF

THE EXPOSED PAD, REFER TO THE PIN CONF IGURATIO N AND FUNCTION DES CRIPTIONS SECTION O F THIS DATA SHEET.

PIN 1

1

8

INDICATOR

3.45

3.30 SQ

3.15

0.25 MIN

32

9

PIN 1

INDICATOR

1.00

0.85

0.80

12° MAX

SEATING PLANE

5.00

BSC SQ

TOP

VIEW

0.80 MAX

0.65 TYP

0.30

0.23

0.18

4.75

BSC SQ

0.20 REF

0.60 MAX

0.05 MAX

0.02 NOM

COPLANARITY

0.08

0.50

BSC

0.50

0.40

0.30

COMPLIANT TO JEDEC STANDARDS MO-220-VHHD- 2

112408-A

Figure 38. 32-Lead Lead Frame Chip Scale Package [LFCSP_VQ]

5 mm × 5 mm Body, Very Thin Quad

(CP-32-3)

Dimensions shown in millimeters

ORDERING GUIDE

1, 2

Model

AD5204BN10 10 −40°C to +85°C 24-Lead Plastic Dual In-Line Package [PDIP] N-24-1 AD5204BR10 10 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5204BR10-REEL 10 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5204BRZ10 10 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5204BRZ10-REEL 10 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5204BRU10 10 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24 AD5204BRU10-REEL7 10 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24 AD5204BRUZ10 10 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24 AD5204BRUZ10-REEL7 10 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24 AD5204BCPZ10-REEL 10 −40°C to +85°C 32-Lead Frame Chip Scale Package [LFCSP_VQ] CP-32-3 AD5204BCPZ10-REEL7 10 −40°C to +85°C 32-Lead Frame Chip Scale Package [LFCSP_VQ] CP-32-3 AD5204BN50 50 −40°C to +85°C 24-Lead Plastic Dual In-Line Package [PDIP] N-24-1 AD5204BR50 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5204BR50-REEL 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5204BRZ50 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24

kΩ Temperature Range Package Description Package Option

Rev. C | Page 18 of 20

AD5204/AD5206

1, 2

Model

AD5204BRZ50-REEL 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5204BRU50 50 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24 AD5204BRU50-REEL 50 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24 AD5204BRU50-REEL7 50 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24 AD5204BRUZ50 50 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24 AD5204BRUZ50-REEL7 50 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24 AD5204BN100 100 −40°C to +85°C 24-Lead Plastic Dual In-Line Package [PDIP] N-24-1 AD5204BR100 100 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5204BR100-REEL 100 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5204BRZ100 100 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5204BRZ100-REEL 100 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5204BRU100 100 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24 AD5204BRU100-REEL7 100 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24 AD5204BRUZ100 100 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24 AD5204BRUZ100-R7 100 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24 AD5206BN10 10 −40°C to +85°C 24-Lead Plastic Dual In-Line Package [PDIP] N-24-1 AD5206BR10 10 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5206BR10-REEL 10 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5206BRZ10 10 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5206BRZ10-REEL 10 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5206BRU10 10 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24 AD5206BRU10-REEL7 10 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24 AD5206BRUZ10 10 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24 AD5206BRUZ10-RL7 10 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24 AD5206BN50 50 −40°C to +85°C 24-Lead Plastic Dual In-Line Package [PDIP] N-24-1 AD5206BR50 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5206BR50-REEL 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5206BRZ50 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5206BRU50 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5206BRU50-REEL 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5206BRU50-REEL7 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5206BRUZ50 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5206BRUZ50-REEL7 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5206BN100 100 −40°C to +85°C 24-Lead Plastic Dual In-Line Package [PDIP] N-24-1 AD5206BR100 100 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5206BR100-REEL 100 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5206BRZ100 100 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24 AD5206BRU100 100 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24 AD5206BRU100-REEL7 100 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24 AD5206BRUZ100 100 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24 AD5206BRUZ100-RL7 100 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24

1

The AD5204/AD5206 each contains 5,925 transistors. Die size is 92 mil × 114 mil, or 10,488 sq. mil.

2

Z = RoHS Compliant Part.

kΩ Temperature Range Package Description Package Option

Rev. C | Page 19 of 20

AD5204/AD5206

NOTES

Rev. C | Page 20 of 20

ANALOG DEVICES AD5204 Service Manual

Specifications and Main Features

Frequently Asked Questions

User Manual

FEATURES

APPLICATIONS

GENERAL DESCRIPTION

FUNCTIONAL BLOCK DIAGRAMS

TABLE OF CONTENTS

REVISION HISTORY

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

TIMING DIAGRAMS

ABSOLUTE MAXIMUM RATINGS

ESD CAUTION

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

TYPICAL PERFORMANCE CHARACTERISTICS

OPERATION

PROGRAMMING THE VARIABLE RESISTOR

RHEOSTAT OPERATION

PROGRAMMING THE POTENTIOMETER DIVIDER

VOLTAGE OUTPUT OPERATION

DIGITAL INTERFACING

TEST CIRCUITS

OUTLINE DIMENSIONS

ORDERING GUIDE