TEXAS INSTRUMENTS UCD9248 Technical data

www.ti.com

UCD9248

SLVSA33 –JANUARY 2010

Digital PWM System Controller

FEATURES

• Fully Configurable Multi-Output and Multi-

Tool to Simulate, Configure, and Monitor Power Supply Performance

Phase Non-Isolated DC/DC PWM Controller

• Controls Up to 4 Voltage Rails and Up to 8 Phases

• Supports Switching Frequencies Up to 2MHz with 250 ps Duty-Cycle Resolution

• Up To 1mV Closed Loop Resolution

• Hardware-Accelerated, 3-Pole/3-Zero Compensator with Non-Linear Gain for

APPLICATIONS

• Industrial/ATE

• Networking Equipment

• Telecommunications Equipment

• Servers

• Storage Systems

• FPGA, DSP and Memory Power

Improved Transient Performance

• Supports Multiple Soft-Start and Soft-Stop Configurations Including Prebias Start-up

• Supports Voltage Tracking, Margining and Sequencing

• Supports Current and Temperature Balancing for Multi-Phase Power Stages

• Supports Phase Adding/Shedding for Multi-Phase Power Stages

• Sync In/Out Pins Align DPWM Clocks Between Multiple UCD92xx Devices

• 12-Bit Digital Monitoring of Power Supply Parameters Including:

– Input/Output Current and Voltage – Temperature at Each Power Stage

• Multiple Levels of Over-current Fault Protection:

– External Current Fault Inputs – Analog Comparators Monitor Current

Sense Voltage

– Current Continually Digitally Monitored

• Over- and Under-voltage Fault Protection

• Over-temperature Fault Protection

• Enhanced Nonvolatile Memory with Error Correction Code (ECC)

• Device Operates From a Single Supply with an Internal Regulator Controller That Allows

DESCRIPTION

The UCD9248 is a multi-rail, multi-phase synchronous buck digital PWM controller designed for non-isolated DC/DC power applications. This device integrates dedicated circuitry for DC/DC loop management with flash memory and a serial interface to support configurability, monitoring and management.

The UCD9248 was designed to provide a wide variety of desirable features for non-isolated DC/DC converter applications while minimizing the total system component count by reducing external circuits. The solution integrates multi-loop management with sequencing, margining, tracking and intelligent phase management to optimize for total system efficiency. Additionally, loop compensation and calibration are supported without the need to add external components.

To facilitate configuring the device, the Texas Instruments Fusion Digital Power™ Designer is provided. This PC based Graphical User Interface offers an intuitive interface to the device. This tool allows the design engineer to configure the system operating parameters for the application, store the configuration to on-chip non-volatile memory and observe both frequency domain and time domain simulations for each of the power stage outputs.

TI has also developed multiple complementary power stage solutions – from discrete drivers in the UCD7k family to fully tested power train modules in the PTD

Operation Over a Wide Supply Voltage Range family. These solutions have been developed to

• Supported by Fusion Digital Power™ Designer, a Full Featured PC Based Design

complement the UCD9k family of system power controllers.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2Fusion Digital Power, Auto-ID are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testingof all parameters.

UCD9248

SLVSA33 –JANUARY 2010

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

www.ti.com

ORDERING INFORMATION

(1)

OPERATING TEMPERATURE ORDERABLE PART PIN COUNT SUPPLY PACKAGE TOP SIDE

RANGE, T

–40°C to 125°C

NUMBER MARKING

UCD9248PFCR 80-pin Reel of 1000 QFP UCD9248

UCD9248PFC 80-pin Tray of 119 QFP UCD9248

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI

web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

(1)

VALUE UNIT

Voltage applied at V Voltage applied at V Voltage applied to any pin Storage temperature (T

to DGND –0.3 to 3.8 V

33D

to AGND –0.3 to 3.8 V

33A

(2)

) –40 to 150 °C

STG

–0.3 to 3.8 V

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings

only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages referenced to GND.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

MIN NOM MAX UNIT

V Supply voltage during operation, V T

Operating free-air temperature range Junction temperature

(1)

(1) When operating, the UCD9248’s typical power consumption causes a 15°C temperature rise from ambient.

33D

(1)

, V

33DIO

, V

33A

3 3.3 3.6 V

–40 125 °C

125 °C

ELECTRICAL CHARACTERISTICS

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

SUPPLY CURRENT

V33A

V33DIO

V33D

INTERNAL REGULATOR CONTROLLER INPUTS/OUTPUTS

33FB

V33FB

Beta Series NPN pass device 40

EXTERNALLY SUPPLIED 3.3 V POWER

33D

33A

Supply current mA

3.3-V linear regulator Emitter of NPN transistor 3.25 3.3 3.6

3.3-V linear regulator feedback 4 4.6 Series pass base drive V

Digital 3.3-V power TA= 25° C 3.0 3.6 V Analog 3.3-V power TA= 25°C 3.0 3.6 V

= 3.3 V 8 15

33A

= 3.3 V 2 10

33DIO

= 3.3 V 40 45

33D

= 3.3 V storing configuration parameters

33D

in flash memory

= 12 V 10 mA

VIN

50 55

UCD9248

www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

ERROR AMPLIFIER INPUTS EAPn, EANn

ERROR

EAP-EAN Error voltage digital resolution AFE_GAIN field of CLA_GAINS= 3 1 mV R

OFFSET

Vref 10-bit DAC

ref

refres

ANALOG INPUTS CS-1A, CS-1B, CS-2A, CS-2B, CS-3A, CS-3B, CS-4A, CS-4B, Vin/Iin, TEMP, ADDR-0, ADDR-1, Vtrack, ADCref

ADDR_OPEN

ADDR_SHORT

ADC_RANGE

OC_THRS

OC_RES

ADCref External reference input 1.8 V Temp

internal

INL ADC integral nonlinearity –2.5 2.5 mV I

lkg

DIGITAL INPUTS/OUTPUTS

SYSTEM PERFORMANCE

RESET

RefAcc

DiffOffset

Delay

Duty Max and Min duty cycle 0% 100% V33Slew Minimum V33slew rate during power on V33slew rate between 2.3V and 2.9V 0.25 V/ms t

retention

Write_Cycles Number of nonvolatile erase/write cycles TJ= 25°C 20 K cycles

(1) See the UCD92xx PMBus Command Reference for the description of the AFE_GAIN field of CLA_GAINS command. (2) Can be disabled by setting to '0' (3) The maximum IOL, for all outputs combined, should not exceed 12 mA to hold the maximum voltage drop specified. (4) The maximum IOH, for all outputs combined, should not exceed 48 mA to hold the maximum voltage drop specified. (5) With default device calibration. PMBus calibration can be used to improve the regulation tolerance

Common mode voltage each pin –0.15 1.848 V Internal error voltage range AFE_GAIN field of CLA_GAINS = 0

(1)

Input Impedance Ground reference 0.5 1.5 3 MΩ Input offset current 1 kΩ source impedence –5 5 µA

Reference voltage setpoint 0 1.6 V Reference voltage resolution 1.56 mV

Voltage indicating open pin ADDR-0, ADDR-1 open 2.37 V Voltage indicating shorted pin ADDR-0, ADDR-1 short to ground 0.36 V

Measurement range for voltage monitoring 0 2.5 V Over-current comparator threshold voltage

(2)

range Over-current comparator threshold voltage

range

Inputs: Vin/Iin, Vtrack, Temp, CS-1A, CS-1B, CS-2A, CS-2B CS-3A, CS-3B, CS-4A, CS-4B

Inputs: CS-1A, CS-2A, CS-3A, CS-4A 0.032 2 V

Inputs: CS-1A, CS-2A, CS-3A, CS-4A 31.25 mV

Int. temperature sense accuracy Over range from 0°C to 125°C –5 5 °C

Input leakage current 3V applied to pin 100 nA Input impedance Ground reference 8 MΩ Current Sense Input capacitance 10 pF

Low-level output voltage IOL= 6 mA

High-level output voltage IOH= -6 mA High-level input voltage V

Low-level input voltage V

Voltage where device comes out of reset V

(3)

, V

= 3 V V

33DIO

(4)

, V

= 3 V V

33DIO

= 3V 2.1 3.6 V

33DIO

= 3.5 V 1.4 V

33DIO

Pin 2.3 2.4 V

33D

Pulse width needed for reset nRESET pin 2 µs

commanded to be 1V, at 25°C,

Setpoint reference accuracy –10 10 mV

ref

AFEgain = 4, 1V input to EAP/N measured at output of the EADC

(5)

Setpoint reference accuracy over temperature –40°C to 125°C –20 20 mV Differential offset between gain settings AFEgain = 4 compared to AFEgain = 1, 2, or 8 –4 4 mV

Digital compensator delay 240 switching ns

Switching frequency 15.260 2000 kHz

Retention of configuration parameters TJ= 25°C 100 Years

SLVSA33 –JANUARY 2010

–256 248 mV

33A

Dgnd

+0.25

33DIO

–0.6V

240 + 1

cycle

UCD9248

SLVSA33 –JANUARY 2010

ADC MONITORING INTERVALS AND RESPONSE TIMES

The ADC operates in a continuous conversion sequence that measures each rail's output voltage, each power stage's output current, plus four other variables (external temperature, Internal temperature, input voltage and current, and tracking input voltage). The length of the sequence is determined by the number of output rails (NumRails) and total output power stages (NumPhases) configured for use. The time to complete the monitoring sampling sequence is give by the formula:

ADC_SEQ

ADC

ADC_SEQ

The most recent ADC conversion results are periodically converted into the proper measurement units (volts, amperes, degrees), and each measurement is compared to its corresponding fault and warning limits. The monitoring operates asynchronously to the ADC, at intervals shown in the table below.

Vout

Iout

Vin

Iin

TEMP

Ibal

= t

× (NumRAILS + NumPHASE + 4)

ADC

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

ADC single-sample time 3.84 µs ADC sequencer interval 23.04 61.44 µs

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

Output voltage monitoring interval 200 µs Output current monitoring interval 200 × NRails µs Input voltage monitoring interval 2 ms Input current monitoring interval 2 ms Temperature monitoring interval 100 ms Output current balancing interval 2 ms

Min = 1 Rail + 1 Phase + 4 = 6 samples Max = 4 Rails + 8 Phases + 4 = 16 samples

www.ti.com

Because the ADC sequencer and the monitoring comparisons are asynchronous to each other, the response time to a fault condition depends on where the event occurs within the monitoring interval and within the ADC sequence interval. Once a fault condition is detected, some additional time is required to determine the correct action based on the FAULT_RESPONSE code, and then to perform the appropriate response. The following table lists the worse-case fault response times.

PARAMETER TEST CONDITIONS MAX TIME UNIT

Over-/under-voltage fault response time during Normal regulation, no PMBus activity, 8 normal operation stages enabled

, t

OVF

, t

OCF

OTF

(1) During a STORE_DEFAULT_ALL command, which stores the entire configuration to nonvolatile memory, the fault detection latency can

be up to 10 ms.

Over-/under-voltage fault response time, during

UVF

data logging Over-/under-voltage fault response time, when

tracking or sequencing enable Over-/under-current fault response time during Normal regulation, no PMBus activity, 8

normal operation stages enabled 75% to 125% current step Over-/under-current fault response time, during During data logging to nonvolatile memory

UCF

data logging 75% to 125% current step Over-/under-current fault response time, when During tracking and soft start ramp 75% to

tracking or sequencing enable 125% current step Over-temperature fault response time 2.5 S

During data logging to nonvolatile memory

During tracking and soft-start ramp. 400 µs

Temperature rise of 10°C/sec, OT threshold = 100°C

(1)

100 + (600 × NRails) µs

600 + (600 × NRails) µs

300 + (600 × NRails) µs

300 µs

800 µs

UCD9248

www.ti.com

HARDWARE FAULT DETECTION LATENCY

The controller contains hardware fault detection circuits that are independent of the ADC monitoring sequencer.

PARAMETER TEST CONDITIONS MAX UNIT

FAULT

CLF

Time to disable DPWM output based on corresponding 15 + 3 × active FLTpin NumPhases

High level on FAULT pin µs

Time to disable the first DPWM output based on Step change in CS voltage from 0V to Switch internal analog comparator fault 2.5V Cycles

Time to disable all remaining DPWM and SRE outputs configured for the voltage rail after an internal analog µs comparator fault

Step change in CS voltage from 0V to 10 + 3 ×

2.5V NumPhases

PMBUS/SMBUS/I2C

The timing characteristics and timing diagram for the communications interface that supports I2C, SMBus and PMBus are shown below.

I2C/SMBus/PMBus TIMING CHARACTERISTICS

TA= –40°C to 125°C, 3V < V33 < 3.6V, typical values at TA= 25°C

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

SMB

I2C

(BUF)

(HD:STA)

(SU:STA)

(SU:STO)

(HD:DAT)

(SU:DAT)

(TIMEOUT)

(LOW)

(HIGH)

(LOW:SEXT)

FALL

RISE

(1) The UCD9248 times out when any clock low exceeds t(TIMEOUT). (2) t

(HIGH)

in progress.

(3) t

(LOW:SEXT)

(4) Rise time t (5) Fall time t

SMBus/PMBus operating frequency Slave mode; SMBC 50% duty cycle 10 1000 kHz I2C operating frequency Slave mode; SCL 50% duty cycle 10 1000 kHz Bus free time between start and stop 4.7 µs Hold time after (repeated) start 0.26 µs Repeated start setup time 0.26 µs Stop setup time 0.26 µs Data hold time Receive mode 0 ns Data setup time 50 ns Error signal/detect See

(1)

Clock low period 0.5 µs Clock high period See Cumulative clock low slave extend time See Clock/data fall time See Clock/data rise time See

(2) (3) (4) (5)

, max, is the minimum bus idle time. SMBC = SMBD = 1 for t > 50 ms causes reset of any transaction involving UCD9248 that is

is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.

= V

RISE

= 0.9 V33to (V

FALL

ILMAX

– 0.15) to (V

ILMAX

IHMIN

– 0.15)

+ 0.15)

SLVSA33 –JANUARY 2010

35 ms

0.26 50 µs 25 ms

120 ns 120 ns

UCD9248

SLVSA33 –JANUARY 2010

www.ti.com

Figure 1. I2C/SMBus/PMBus Timing in Extended Mode Diagram

Compensator

3P/3ZIIR

12-bit

ADC

260 ksps

Osc

ARM-7 core

PMBus

EAp4

EAn4

EAp3

EAn3

EAp2

EAn2

ADDR-0 ADDR-1

CS-1A CS-1B CS-2A CS-2B CS-3A CS-3B CS-4A CS-4B Vin/Iin Vtrack

Temperature

V33x

xGnd

Analogfrontend

(AFE)

Analogfrontend

(AFE)

Analogfrontend

(AFE)

Ref

ADC

6 bit

IIR

3P/3Z

Err

Amp

EAp1

EAn1

Coeff.

Regs

CompensatorAalogfrontend

ADCref

POR/BOR

DPWM-1A

Ref 1

AnalogComparators

Trip1

DPWM-1B

FAULT -1A FAULT -1B

DPWM-2A DPWM-2B

FAULT -2A FAULT -2B

DPWM-3A DPWM-3B

FAULT -3A FAULT -3B

DPWM-4A DPWM-4B

FAULT -4A FAULT -4B

PMBus-Clk PMBus-Data PMBus-Alert PMBus-Cntl PGood

SYNC-IN SYNC-OUT

BPCap

SRE-4B SRE-4A SRE-3B SRE-3A SRE-2B SRE-2A SRE-1B SRE-1A

SRE

control

Compensator

3P/3ZIIR

Compensator

3P/3ZIIR

Flash

memorywith

ECC

Diff

Amp

FusionPowerPeripheral 4

FusionPowerPeripheral 3

FusionPowerPeripheral 2

FusionPowerPeripheral 1

internal

Tempsense

3.3Vreg.

controller

& 1.8V

regulator

Ref 2

Ref 3

Ref 4

Digital

HighRes

PWM

Digital

HighRes

PWM

Digital

HighRes

PWM

Digital

HighRes

PWM

Mux

control

TMUX0 TMUX1 TMUX2

Trip2

Trip3

Trip4

Seq.

control

SEQ_1 SEQ_2 SEQ_3

nRESET

www.ti.com

UCD9248

SLVSA33 –JANUARY 2010

Figure 2. Functional Block Diagram

UCD9248

363435

232224

252126

656766

787977

768075

ADCref

CS-4A

CS-3A

CS-2A

Vin/Iin

Vtrack

Temperature

V33DIO

DGND1

SEQ-3

SRE-1B

SRE-1A

nRESET

TRCK

FLT-1A

FLT-1B

FLT-2A

FLT-2B

PMBus_Clk

PMBus_Data

DPWM-1A

DPWM-1B

DPWM-2A

DPWM-2B

DPWM-3A

DPWM-3B

DPWM-4A

DPWM-4B

FLT-3A

Sync-Out

Sync-In

SEQ-1

SRE-4A

DGND2

PMBus_Alert

PMBus_Control

SRE-2B

SRE-3A

TMUX-0

TMUX-1

FLT-3B

FLT-4A

FLT-4B

TCK

TDO

TDI

TMS

TRST

PGood

SRE-4B

SRE-2A

SRE-3B

SEQ-2

TMUX-2

DGND3

V33DIO

V33D

V33A

BPCap

AGND1

AGND2

EAp1

EAn1

EAp2

EAn2

EAp3

EAn3

EAn4

EAp4

V33FB

Aux-in (AD13)

Aux-in (AD14)

CS-4B

CS-3B

CS-1A

ADDR-1

ADDR-0

CS-2B

CS-1B

AGND3

UCD9248

SLVSA33 –JANUARY 2010

The UCD9248 is available in an 80-pin TQFP package (PFC).

www.ti.com

TYPICAL APPLICATION SCHEMATIC

Figure 4 shows the UCD9248 power supply controller as part of a system that provides the regulation of one

eight-phase power supply. The loop for the power supply is created by the voltage output feeding into the differential voltage error ADC (EADC) input, and completed by DPWM outputs feeding into the gate drivers for each power stage.

The ±V configured as part of the rail. (See more detail in Flexible Rail/Power Stage Configuration.)

sense

rail signal must be routed to the EAp/EAn input that matches the number of the lowest DPWM

Figure 3. Pin Assignment Diagram

UCD7231 PowerStage

-Vs

+Vs

UCD7231

RDLY

VGG

HS_SNS

HS_Gate

ILIM

IOUT

BP3

Vin

AGND

CSP

SRE_Mode

CSN

LS_Gate

SWSRE

FF BST

PWM

PwPd

PGND

VGG_DIS

Vin

Temperature

Sensor

Temp_1A

CD74HC4051

Vcc

A0 A

Gnd

A6A7S1

Vee

+3.3V

SN74LVC1G3157

Vcc

B2 A

Gnd

B1 S

Temp_1A

Temp_1B

Temp_2A

Temp_2B

Temp_3A

Temp_3B

Temp_4A

Temp_4B

TMUX-2

TMUX-1

TMUX-0

Temperature

+3.3V

TMUX-0

Vin/Iin

Vin

Iin

Temperature

Vin/Iin

+Vs1

-Vs1

TMUX-2

TMUX-1

TMUX-0

Temp_1B

UCD7231 PowerStage

PWM

IOUT

SRE

Temp

+Vs

-Vs

UCD7231 PowerStage

PWM

IOUT

SRE

Temp

+Vs

-Vs

UCD7231 PowerStage

PWM

IOUT

SRE

Temp

+Vs

-Vs

UCD7231 PowerStage

PWM

IOUT

SRE

Temp

+Vs

-Vs

UCD7231 PowerStage

PWM

IOUT

SRE

Temp

+Vs

-Vs

UCD7231 PowerStage

PWM

IOUT

SRE

Temp

+Vs

-Vs

UCD7231 PowerStage

PWM

IOUT

SRE

Temp

+Vs

-Vs

Temp_2A

Temp_2B

Temp_3A

Temp_3B

Temp_4A

Temp_4B

+Vs1

-Vs1

+3.3V

UCD9248

nTRST

TMS

TDI

TDO

FLT-1A

DPWM-1A

SRE-1A

AGND1

V33A

FLT-1B

DPWM-1B

SRE-1B

FLT-2A

DPWM-2A

SRE-2A

FLT-2B

DPWM-2B

SRE-2B

TMUX-0

TMUX-1

TCK

nRESET

PMBus_Clock

PMBus_Data

PMBus_Alert

PMBus_Cntl

V33D

BPCAP

AGND2

DGND1

PowerPad

EAP1

ADDR-0

ADDR-1

EAN1

EAP2

EAN2

Vin/Iin

Vtrack

Temperature

CS-1A

CS-1B

CS-2A

CS-2B

V33FB

PGood

ADCref

SEQ-1

SEQ-2

TMUX-2

FLT-3A

DPWM-3A

SRE-3A

CS-3A

FLT-3B

DPWM-3B

SRE-3B

CS-3B

FLT-4A

DPWM-4A

SRE-4A

CS-4A

EAP3

EAN3

EAP4

EAN4

FLT-4B

DPWM-4B

SRE-4B

CS-4B

V33DIO

AGND3

DGND2

DGND3

SEQ-3

TRCK

Sync_In

Sync_Out

Aux-in (AD13)

Aux-in (AD14)

+3.3V

www.ti.com

UCD9248

SLVSA33 –JANUARY 2010

Figure 4. Typical Application Schematic

UCD9248

SLVSA33 –JANUARY 2010

PIN DESCRIPTIONS

PIN NO. PIN NAME DESCRIPTION

1 ADCref ADC Decoupling capacitor – tie 0.1 µF capacitor to ground 2 CS-4A Power stage 4A current sense input and input to analog comparator 4 3 CS-3A Power stage 3A current sense input and input to analog comparator 3 4 CS-2A Power stage 2A current sense input and input to analog comparator 2 5 Vin/I 6 Vtrack Voltage track input 7 Temperature Temperature sense input 8 V33DIO Digital I/O 3.3 V supply

9 DGND1 Digital Ground 10 SEQ-3 Sequencing Input/Output 11 SRE-1B Synchronous rectifier enable output 1B, active high 12 SRE-1A Synchronous rectifier enable output 1A, active high 13 nRESET Active low device reset input, pullup to 3.3V with 10 kΩ resistor 14 TRCK JTAG Test return clock 15 FLT-1A External fault input 1A, active high 16 FLT-1B External fault input 1B, active high 17 FLT-2A External fault input 2A, active high 18 FLT-2B External fault input 2B, active high 19 PMBus_Clock PMBus Clock, pullup to 3.3 V with 2 kΩ resistor 20 PMBus_Data PMBus Data, pullup to 3.3 V with 2 kΩ resistor 21 DPWM-1A Digital Pulse Width Modulator output 1A 22 DPWM-1B Digital Pulse Width Modulator output 1B 23 DPWM-2A Digital Pulse Width Modulator output 2A 24 DPWM-2B Digital Pulse Width Modulator output 2B 25 DPWM-3A Digital Pulse Width Modulator output 3A 26 DPWM-3B Digital Pulse Width Modulator output 3B 27 DPWM-4A Digital Pulse Width Modulator output 4A 28 DPWM-4B Digital Pulse Width Modulator output 4B 29 FLT-3A External fault input 3A, active high 30 Sync-In Synchronization input to DPWM 31 Sync-Out Synchronization output from DPWM 32 SEQ-1 Sequencing Input/Output 33 SRE-4A Synchronous rectifier enable output 4A, active high 34 DGND2 Digital Ground 35 PMBus_Alert PMBus Alert, pullup to 3.3V with 2 kΩ resistor 36 PMBus_Cntl PMBus Control, pullup to 3.3V with 2 kΩ resistor 37 SRE-2B Synchronous rectifier enable output 2B, active high 38 SRE-3A Synchronous rectifier enable output 3A, active high 39 TMUX-0 Temperature multiplexer select output SO, Vin/Iin select 40 TMUX-1 Temperature multiplexer select output S1 41 FLT-3B External fault input 3B, active high 42 FLT-4A External fault input 4A, active high 43 FLT-4B External fault input 4B, active high 44 TCK JTAG Test clock 45 TDO JTAG Test data out 46 TDI JTAG Test data in tie to V33D with 10 kΩ resistor 47 TMS JTAG Test mode select – tie to V33D with 10 kΩ resistor

Input supply sense, alternates between Vinand I

www.ti.com

PIN NO. PIN NAME DESCRIPTION

48 nTRST JTAG Test reset – tie to ground with 10kOhm resistor 49 PGood Power Good indication, Active high open-drain output. Pull-up to 3.3V with 10 kΩ resistor. 50 SRE-4B Synchronous rectifier enable output 4B, active high 51 SRE-2A Synchronous rectifier enable output 2A, active high 52 SRE-3B Synchronous rectifier enable output 3B, active high 53 SEQ-2 Sequencing Input/Output 54 TMUX-2 Temperature multiplexer select output S2 55 DGND3 Digital Ground 56 V33DIO Digital I/O 3.3V supply 57 V33D Digital core 3.3V supply 58 V33A Analog 3.3V supply 59 BPCap 1.8V bypass capacitor connection 60 AGND1 Analog Ground 61 AGND2 Analog Ground 62 EAP1 Error analog, differential voltage. Positive channel #1 input 63 EAN1 Error analog, differential voltage. Negative channel #1 input 64 EAP2 Error analog, differential voltage. Positive channel #2 input 65 EAN2 Error analog, differential voltage. Negative channel #2 input 66 EAP3 Error analog, differential voltage. Positive channel #3 input 67 EAN3 Error analog, differential voltage. Negative channel #3 input 68 EAP4 Error analog, differential voltage. Positive channel #4 input 69 EAN4 Error analog, differential voltage. Negative channel #4 input 70 V33FB Connection to the base of the 3.3V linear regulator transistor. (no connect if not using an external

transistor) 71 Aux-In (AD13) Unused Analog Input – Tie to ground with a 10KOhm resistor 72 Aux-In (AD14) Unused Analog Input – Tie to ground with a 10KOhm resistor 73 CS-4B Power stage 4B current sense input 74 CS-3B Power stage 3B current sense input 75 CS-1A Power stage 1A current sense input and input to analog comparator 1 76 ADDR-1 Address sense input. Channel 1 77 ADDR-0 Address sense input. Channel 0 78 CS-2B Power stage 2B current sense input 79 CS-1B Power stage 1B current sense input 80 AGND3 Analog Ground

PowerPad PowerPad It is recommended that this pad be connected to analog ground

SLVSA33 –JANUARY 2010

UCD9248

+ 23 hidden pages