Texas Instruments TPS25940XEVM-635 User Manual

User's Guide
SLVUA44–June 2014
TPS25940XEVM-635: Evaluation Module for TPS25940X
This user’s guide describes the evaluation module (EVM) for the Texas instruments TPS25940X devices. TPS25940X devices are eFuse with true reverse blocking for power mux that operates from 2.7 V to 18 V, the device has integrated back-to-back FETs with programmable undervoltage, overvoltage, reverse­voltage, overcurrent and in-rush current protection features.
Contents
1.1 EVM Features....................................................................................................... 2
1.2 EVM Applications ................................................................................................... 2
3 Schematic..................................................................................................................... 3
4.1 Physical Access..................................................................................................... 4
4.2 Test Equipment ..................................................................................................... 5
4.3 Test Setup ........................................................................................................... 6
4.4 Test Procedures .................................................................................................... 7
5 EVM Assembly Drawings and Layout Guidelines...................................................................... 12
6 Bill of Materials (BOM)..................................................................................................... 14
List of Figures
1 TPS25940XEVM Schematic ............................................................................................... 3
3 V 4 V
5 J4 = LO Current Limit Test Auto Retry (CH1) .......................................................................... 11
6 J9 = “No Jumper” Current Limit Test with Latch (CH2) ............................................................... 11
7 Top Side Placement ....................................................................................................... 12
8 Top Side Routing Layer ................................................................................................... 12
9 Bottom Side Routing Layer ............................................................................................... 13
1 TPS25940X EVM Options and Default Setting .......................................................................... 2
2 Input and Output Connector Functionality................................................................................ 4
5 EVM Configuration Setting ................................................................................................. 5
6 Operational Range Setting for VIN1, VIN2 = 12 V, 5 V and 3.3 V .................................................... 7
7 PWR635 DMM Readings at Different Test Points....................................................................... 7
8 PWR635 Oscilloscope Setting for Ramp Up Voltage Test............................................................. 8
9 PWR635 Oscilloscope Settings for Current Limit Test................................................................ 10
10 PWR635 Jumper Setting for Current Limits ............................................................................ 10
11 TPS25940XEVM-635 Bill of Material ................................................................................... 14
Ramp Up Time for CH1 ............................................................................................... 9
OUT
Ramp Up Time for CH2 ............................................................................................... 9
OUT
List of Tables
SLVUA44–June 2014 TPS25940XEVM-635: Evaluation Module for TPS25940X
Submit Documentation Feedback
1
Copyright © 2014, Texas Instruments Incorporated
Introduction
1 Introduction
The TPS25940XEVM allows reference circuit evaluation of TI's TPS25940X devices. The TPS25940X devices are available with both latched and auto-retry operation.
1.1 EVM Features
2.7-V to 18.0-V (TYP) operation
– CH1 rising input voltage turn-on threshold – 10.5 V (TYP) – CH1 falling input voltage turn-off threshold – 9.7 V (TYP) – CH2 rising input voltage turn-on threshold – 2.3 V (TYP) – CH2 falling input voltage turn-off threshold – 2.1 V (TYP)
0.6-A to 5.0-A programmable current limit
Programmable undervoltage lockout, overvoltage
Programmable V
Latched-off TPS25940LRUV (CH2)
Auto-Retry TPS25940ARUV (CH1)
Pushbutton RESET signal
On-board transorb for overvoltage input protection
Schottky diode at output to minimize negative spike when load is removed
1.2 EVM Applications
Solid state drives and hard disk drives
PCIe, RAID, and NIC cards
USB power switch
Industrial
– PLCs – Solid-state relays and FAN control
slew rate
OUT
www.ti.com
2 Description
The TPS25940XEVM-635 enables full evaluation of the TPS25940X devices. The EVM supports two versions (Auto-retry and Latched) of the devices on two Channels (CH1 and CH2, respectively). Input power is applied at J3 (CH1) and J8 (CH2), while J2 (CH1)/J7 (CH2) provide the output connection to the load, refer to the schematic in Figure 1, and test setup in Figure 2.
D5/C1 (CH1), D9/C7 (CH2) provides input protection for TPS25940X (U1 and U2, respectively) while D4/C2/C3/C4 (CH1), D8/C8/C9/C10 (CH2) provides output protection.
Table 1. TPS25940X EVM Options and Default Setting
Part Number EVM Function VINRange UVLO OVP Current Limit Fault Response
TPS25940XEVM-635 Current Limiter with DEVSLP 2.7 V–18 V 10.5 V 2.3 V (internal) 16.5 V 3.6 A 2.1 A 5.3 A Auto-retry Latched
S1 allows U1 and S2 allows U2 to be RESET or disabled. A power good (PG) indicator is provided by D3, D6 for CH1 and CH2, respectively, and circuit faults can be observed with D2 and D6. Scaled channel current can be monitored at TP11 and TP22 with a scale factor of 0.842 V/A.
2
TPS25940XEVM-635: Evaluation Module for TPS25940X SLVUA44–June 2014
CH1 CH2 LO setting No Jumper HI Setting CH1 CH2
Copyright © 2014, Texas Instruments Incorporated
Submit Documentation Feedback
1nf
C12
475k
R20
SH-J9
1
2
3
J9
16.9k
R25
TP26
ILIM LO
ILIM HI
TP17 EN_UV2
TP18
OVP2
TP15 VIN2
TP16 VOUT2
Red
D6
Green
D7
10.0k
R5
TP10
P-LOAD-RTN
TP6
P-LOAD
330pF
C11
VIN2
TP7
I-LOAD
VOUT2
VOUT1
4
7,8
1,2,3
5,6,
30V
Q1 CSD17301Q5A
Pin1_CTRL-2
TP22
IMON2
FLTb-2
P-LOAD
2
1
S2
1nf
C6
475k
R4
SH-J4
1
2
3
J4
TP14
ILIM LO
ILIM HI
TP3 VIN1
TP2 VOUT1
Red
D2
Green
D3
330pF
C5
VIN1
VOUT1
Pin1_CTRL-1
TP11 IMON
FLTb-1
2
1
S1
0.1µF
C1
TP4 FLTb1
TP20 FLTb2
TP21 PG2
1 2 3 4
J5
VOUT1 VOUT2
SH-J5
TP12
TP25
TP24
TP13
VIN=2.7V-18V
IIN=0.6A-5.0A
VIN=2.7V-18V
IIN=0.6A-5.0A
VOUT=2.7V-18V
IOUT=0.6A-5.0A
VOUT=2.7V-18V
IOUT=0.6A-5.0A
1
2
3
Q3
1 2 3
J10
10k
R29
VIN2
100k
R24
SH-J10
Pin1_CTRL-2
1
2
3
Q2
10k
R21
VIN1
100k
R15
SH-J6
Pin1_CTRL-1
PG-1
PG-2
PG-1
PG-1
PG-2
TP1 SYS_PG
TP19
TP23
FLTb-1 Pin1_CTRL-2
VIN1
22k
R8
DNP
OVP-2
OVP-2
SH-J1
24.9k
R12
24.9k
R27
100k
R1
100k
R2
100k
R16
100k
R17
20V
D8 B320A-13-F
20V
D4 B320A-13-F
330µF
C10
16V
D9
16V
D5
4.7µFC24.7µF
C3
4.7µFC84.7µF
C9
DEVSLP
1
PGOOD
2
PGTH
3
OUT
4
OUT
5
OUT
6
OUT
7
OUT
8
IN
9
IN
10
IN
11
IN
12
IN
13
EN/UVLO
14
OVP
15
GND
16
ILIM
17
DVDT
18
IMON
19
FLTB
20
PAD
U1
TPS25940ARVC
DEVSLP
1
PGOOD
2
PGTH
3
OUT
4
OUT
5
OUT
6
OUT
7
OUT
8
IN
9
IN
10
IN
11
IN
12
IN
13
EN/UVLO
14
OVP
15
GND
16
ILIM
17
DVDT
18
IMON
19
FLTB
20
PAD
U2
TPS25940LRVC
0.1
R6
1
2
J3
1
2
J8
1 2
J2
1 2
J7
TP9 PG1
0.003
R7
DNP
TP5
OVP1 TP8 EN_UV1
475k
R3
475k
R18
475k
R19
16.9k
R9
32.4k
R13
48.7k
R22
DNP
32.4k
R26
47k
R11
47k
R23
EN/UVLO-1
OVP-1
DVDT-1
IMON-1
ILIM-1
PGTH-1
DVDT-2
IMON-2
ILIM-2
PGTH-2
EN/UVLO-2
1 2 3
J6
123
J1
SGND1
SGND2
Net-Tie
Net-Tie
Net-Tie
Net-Tie
Net-Tie
IMON-1
330µF
C4
16.9k
R10
16.2k
R14
16.2k
R28
Net-Tie
1µF
C7
1
3
2
D1 BAT54C-7-F
www.ti.com
Schematic
3 Schematic
Figure 1 shows the EVM schematic.
Figure 1. TPS25940XEVM Schematic
3
SLVUA44–June 2014 TPS25940XEVM-635: Evaluation Module for TPS25940X
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
General Configurations
4 General Configurations
The following sections describe physical access, test equipment, test setup, and test procedures for the EVM.
4.1 Physical Access
Table 2 lists the TPS25940XEVM-635 input and output connector functionality. Table 3 describes the test
point availability and Table 4 describes the jumper functionality.
Connector Label Description
J3 CH1 VIN1(+), GND(–) CH1 Input power supply to the EVM J2 VOUT1(+),GND(–) CH1 Output power from the EVM J8 CH2 VIN2(+), GND(–) CH2 Input power supply to the EVM J7 VOUT2(+),GND(–) CH2 Output power from the EVM
Channe Test Points Label Description l
CH1 TP3 VIN1 CH1 Input power supply to the EVM
TP8 EN_UV1 CH1 Active high enable and under voltage input TP5 OVP1 CH1, Active high overvoltage input (>16.5V) TP11 IMON1 CH1 Current monitor. Load current = 1.187 × voltage on TP11 TP2 VOUT1 CH1 Output from the EVM TP9 PG1 CH1 Power good test point TP4 FLTb1 CH1, Fault test point TP12 GND GND TP13 GND GND TP14 GND GND
CH2 TP15 VIN2 CH2 Input power supply to the EVM
TP17 EN_UV2 CH2 Active high enable and under voltage input TP18 OVP2 CH2, Active high overvoltage input TP22 IMON2 CH2 Current monitor. Load current = 1.187 × voltage on TP22 TP16 VOUT2 CH2 Output from the EVM TP21 PG2 CH2 Power good test point TP20 FLTb2 CH2, Fault test point TP24 GND GND TP25 GND GND TP26 GND GND
www.ti.com
Table 2. Input and Output Connector Functionality
Table 3. Test Points Description
Jumper Label Description
J1 J1 Priority Mux Setting (applicable to TPS25942XEVM-635) J4 LO - HI CH2 Current Setting J5 J5 PG1 and FLTb1 setting J6 J6 DEVSLP1 Setting J9 LO - HI CH2 Current Setting J10 J10 DEVSLP2 Setting D2 (Red) D2 CH1 circuit fault indicator. LED turns on when the internal MOSFET is disabled due to
4
TPS25940XEVM-635: Evaluation Module for TPS25940X SLVUA44–June 2014
Table 4. Jumper and LED Descriptions
a fault condition such as over load , short circuit, under voltage etc.
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
www.ti.com
Use Table 5 to set the EVM in different configurations in order to achieve the desired functionality from the TPS25940XEVM-635.
General Configurations
Table 4. Jumper and LED Descriptions (continued)
Jumper Label Description
D3 (Green) D3 CH1 Power good indicator. LED turns on when the voltage at TP2(VOUT1) is more
than 11 V
D6 (Red) D6 CH2 circuit fault indicator. LED turns on when the internal MOSFET is disabled due to
a fault condition such as over load , short circuit, under voltage etc.
D7(Green) D9 CH2 Power good indicator. LED turns on when the voltage at TP2(VOUT1) is more
than 11 V
Table 5. EVM Configuration Setting
Jumper Location E-fuse with DevSleep
J4 1-2 Install jumper at this location for 5.3 A
current Limit for VIN1
2-3 Install jumper at this location for 3.6 A
current Limit for VIN1
OPEN If no jumper is installed default current
limit is 2.1 A for VIN1
J9 1-2 Install jumper at this location for 5.3 A
current Limit for VIN2
2-3 Install jumper at this location for 3.6 A
current Limit for VIN2
OPEN If no jumper is installed default current
limit is 2.1 A for VIN2
J5 1-2 OPEN
3-4
J1 1-2 Install Jumper to get PG1 from VOUT1
2-3 OPEN
J6 1-2 OPEN
2-3
J10 1-2 OPEN
2-3
4.2 Test Equipment
This section describes the power supply, meter, oscilloscope, and loads for testing this EVM.
4.2.1 Power Supplies
One adjustable power supply: 0-V to 20-V output, 0-A to 6-A output current limit.
4.2.2 Meters
One DMM minimum needed and may require more if simultaneous measurements are needed.
4.2.3 Oscilloscope
A DPO2024 or Lecroy 424 oscilloscope or equivalent, three 10X voltage probes, and a DC current probe.
4.2.4 Loads
One resistive load or equivalent which take up to 6 ADC load at 12 V and capable to do the output short.
SLVUA44–June 2014 TPS25940XEVM-635: Evaluation Module for TPS25940X
Submit Documentation Feedback
5
Copyright © 2014, Texas Instruments Incorporated
+ -
J2
J7
R7
D9
Positive
Load
Negative
J3
Negative
Power
Supply
Positive
Negative
Power
Supply
Positive
J8
D5
TP
12
TP
13
TP
24
TP
25
U1
U2
DUT
PWR635
Positive
Load
Negative
Voltmeter
PRINT HELP
ALPHA
SHIFT
ENTER
RUN
DGERF
I
AJBKC
L
7M8N9
O
DGDGD
G
D
G T3U
0V.WX
Y
Z
TAB
% UTILIZATION
HUB/MAU NIC
2
BNC 4Mb/s
Voltmeter
PRINT HELP
ALPHA
SHIFT
ENTER
RUN
DGERF
I
AJBKC
L
7M8N9
O
DGDGD
G
D
G T3U
0V.WX
Y
Z
TAB
% UTILIZATION
HUB/MAU NIC
2
BNC 4Mb/s
Oscilloscope
Texas
Instruments
S1
S2
D3
D2
D7
D6
General Configurations
4.3 Test Setup
Figure 2 shows a typical test setup for the TPS25940XEVM. Connect J3/J8 to the power supply and J2/J7
to the load.
www.ti.com
Figure 2. EVM Test Setup
6
TPS25940XEVM-635: Evaluation Module for TPS25940X SLVUA44–June 2014
Copyright © 2014, Texas Instruments Incorporated
Submit Documentation Feedback
Loading...
+ 11 hidden pages