Texas Instruments TPS25741EVM-802, TPS25741AEVM-802 User Manual
User's Guide
SLVUAS7A–July 2016–Revised February 2017
TPS25741EVM-802 and TPS25741AEVM-802 Evaluation
Module User Guide for Desktops
This user’s guide describes the TPS25741 and TPS25741A evaluation module (TPS25741EVM-802 and
TPS25741AEVM-802). The TPS25741EVM-802 and TPS25741AEVM-802 contain evaluation and
reference circuitry for the TPS25741 and TPS25741A, which are dedicated USB Type-C™ power delivery
(PD) source controllers. The TPS25741 and TPS25741A devices support multiplexing of two existing input
voltage rails onto VBUS. This feature is uniquely suitable for desktop applications where 5 V and 12 V (or
5 V and 9 V) already exist. These EVMs are designed to highlight the mux feature, by using 2 Buck
converters to create 5 V and 12 V (or 5 V and 9 V) and then multiplex between them. The EVMs are also
designed to support port power management (PPM) for dual-port applications, by connecting two EVMs
together. In addition, this EVM supports BC1.2 charging using the TPS2514A connected to the DP and
DM line.
This EVM features a barrel jack input with reverse voltage protection to allow for easy demonstration using
a 24-V, 60-W output adapter.
Contents
1 Introduction ................................................................................................................... 3
2 Description.................................................................................................................... 4
3 Schematic..................................................................................................................... 5
4 Configuring the EVM ........................................................................................................ 7
5 Operation ..................................................................................................................... 9
6 Test Results .................................................................................................................. 9
7 Board Layout Image ....................................................................................................... 12
8 Bill of Materials ............................................................................................................. 15
1 TPS25741EVM Block Diagram ............................................................................................ 3
2 Switching Between 5 V and 12 V Using GDNG, G5V, and GDPG ................................................... 4
3 TPS54531 Buck Power Supply (TPS25741EVM-802 Values Shown) ............................................... 5
4 TPS25741 (TPS25741EVM-802 Values Shown) ....................................................................... 6
5 Setting Advertisement Levels with J4 and J3............................................................................ 8
6 Mux Between 5 V and 12 V at No Load .................................................................................. 9
7 Mux Between 5 V and 12 V at 3 A ........................................................................................ 9
8 Mux Between 5 V and 20 V at No Load .................................................................................. 9
9 Mux Between 5 V and 20 V at 3 A ........................................................................................ 9
10 5-V to 12-V Transition....................................................................................................... 9
11 5-V to 20-V Transition....................................................................................................... 9
12 Start Into Short on Output................................................................................................. 10
13 Hot Short on Output 5 V .................................................................................................. 10
14 Hot Short on Output 12 V ................................................................................................ 10
15 Hot Short on Output 20 V ................................................................................................. 10
16 Load Step From 0 A to 3 A (12 V) ....................................................................................... 10
17 Load Step From 0 A to 3 A (20 V) ....................................................................................... 10
18 5.5-A Load Step Triggers OCP (5 V) .................................................................................... 10
SLVUAS7A–July 2016–Revised February 2017
Submit Documentation Feedback
List of Figures
TPS25741EVM-802 and TPS25741AEVM-802 Evaluation Module User
Copyright © 2016–2017, Texas Instruments Incorporated
Guide for Desktops
1
www.ti.com
19 5.5-A Load Step Triggers OCP (12 V) .................................................................................. 10
20 5.5-A Load Step Triggers OCP (20 V) .................................................................................. 10
21 Port Power Management.................................................................................................. 10
22 VCONN With 200-mA Load............................................................................................... 10
23 VCONN OCP ............................................................................................................... 10
24 Top Layer Assembly....................................................................................................... 12
25 Top Layer ................................................................................................................... 12
26 Signal Layer 1 .............................................................................................................. 13
27 Signal Layer 2 .............................................................................................................. 13
28 Bottom Layer................................................................................................................ 14
List of Tables
1 TPS25741 and TPS25741A EVM Electrical and Performance Specifications at 25°C ............................ 4
2 Connector and LED Functionality ......................................................................................... 7
3 Jumper Functionality ........................................................................................................ 7
4 Test Points.................................................................................................................... 8
5 Bill of Materials ............................................................................................................. 15
2
TPS25741EVM-802 and TPS25741AEVM-802 Evaluation Module User
Guide for Desktops
SLVUAS7A–July 2016–Revised February 2017
Copyright © 2016–2017, Texas Instruments Incorporated
Submit Documentation Feedback
TPS2514A
USB
Type-C
CTL2
/UFP
GDP0GDNG & G 5 V
TPS25741
Buck 5 V
EN
Buck 12 V
EN
24-V Input
N-FETs for 5-V Rail
P-FETs for 12-V Rail
Copyright © 2016, Texas Instruments Incorporated
www.ti.com
1 Introduction
The TPS25741EVM-802 and TPS25741AEVM-802 allow performance evaluation of the TPS25741 and
TPS25741A devices in a desktop-like application. Note that the two Buck converters are only used to
generate stable 5 V and 12 V/20 V (or 5 V and 9 V/15 V) power rails, in the same manner as desktops.
The TPS25741 and TPS25741A devices can be powered from the input of the DC/DC converter and do
not require an external LDO. The 5-V converter will not turn ON unless an upstream facing port (UFP) is
inserted. The 12-V converter is always on but will not be multiplexed onto VBUS until 12-V contract is
made.
Introduction
1.1 Features
This EVM supports the following features:
• USB Type-C PD communication protocol via CC1 and CC2 pins.
• 2 output voltage selection depending on request.
– 5 V, 12 V or 5 V, 20 V for TPS25741EVM-802
– 5 V, 9 V or 5 V, 15 V for TPS25741AEVM-802
• Up to 3-A output current for all voltage levels, the default is 3 A.
• Smooth voltage transitions per USB PD2.0 specification.
1.2 Applications
This EVM is used for the following applications:
• Desktop
• Monitor
• PC Docking
• USB power delivery adaptors with data
Figure 1. TPS25741EVM Block Diagram
SLVUAS7A–July 2016–Revised February 2017
Submit Documentation Feedback
Copyright © 2016–2017, Texas Instruments Incorporated
TPS25741EVM-802 and TPS25741AEVM-802 Evaluation Module User
Guide for Desktops
3
5 V
Diode
Drop
ON
OFFON
OFF
ON
OFF
ON
OFF
OFF
0 V
Diode
Drop
5 V
12 V
VBUS
GDNG
G5V
GDP0
Introduction
1.3 Electrical Specifications
Table 1 lists the EVM electrical specifications.
Table 1. TPS25741 and TPS25741A EVM Electrical and Performance Specifications at 25°C
Characteristic TPS25741EVM-802 TPS25741AEVM-802
Input Voltage Range (Recommended) 22 V to 28 V 22 V to 28 V
Input Voltage Range (Abs Max) 0 V to 28 V 0 V to 28 V
Operating Output Current Default: 3 A
Overcurrent Protection Default: 4.2 A
Output Voltages 5 V, 12 V, 20 V 5 V, 9 V, 15 V
Advertised Voltages 5 V, 12 V, 20 V 5 V, 9 V, 15 V
Advertised Current 3 A (default) 3 A (default)
2 Description
Referring to the schematics in Figure 3 and Figure 4, a 24-V DC input is applied at the J11 terminals or J9
and J13 connectors. There are two DC_DC output nodes, which are regulated by two separate TPS54531
(U1, U4) and associated circuitry.
A USB Type-C UFP is plugged in at J12. When the TPS25741 or TPS25741A detects the UFP via CC1 or
CC2, then Q7 will be turned on by GDNG. If a 5-V contract is established, Q8 will be turned on by G5V, so
5 V will be applied onto the VBUS. If a 12-V contract is established, Q8 is turned off first and then Q3 and
Q4 are turned on by GDPG, so 12 V will be applied onto the VBUS. The voltage request is processed by
the TPS25741 or TPS25741A and then is relayed by gate drivers (GDNG, G5V, GDPG). The relationship
between the VBUS and gate drivers is shown in Figure 2.
Configurable to 5 A
Configurable to 6.3 A
www.ti.com
Default: 3 A
Configurable to 5 A
Default: 4.2 A
Configurable to 6.3 A
Figure 2. Switching Between 5 V and 12 V Using GDNG, G5V, and GDPG
The DC-DC converter can also implement a power saving feature when in unattached status. U4 is not
enabled until a valid UFP is inserted. By using the enable pin of TPS54531, power consumption can be
minimized. To configure U4 as always on, remove R45 and R51 and install R21.
For more information and detailed design information, refer to the TPS25741 and TPS25741A data sheet
(SLVSDJ5).
4
TPS25741EVM-802 and TPS25741AEVM-802 Evaluation Module User
Guide for Desktops
Copyright © 2016–2017, Texas Instruments Incorporated
SLVUAS7A–July 2016–Revised February 2017
Submit Documentation Feedback
GND
A1
SSTXP1
A2
SSTXN1
A3
VBUS
A4
CC1
A5
DP1
A6
DN1
A7
RFU1
A8
VBUS
A9
SSRXN2
A10
SSRXP2
A11
GND
A12
GND
B1
SSTXP2
B2
SSTXN2
B3
VBUS
B4
CC2
B5
DP2
B6
DN2
B7
RFU2
B8
VBUS
B9
SSRXN1
B10
SSRXP1
B11
GND
B12
Shield
S1
Shield
S2
Shield
S3
Shield
S4
Shield
S5
Shield
S6
Shield
S7
Shield
S8
J12
898-43-024-90-310000
DP1
1
GND2NC
3
NC
4
IN5DM1
6
U5
TPS2514ADBVR
1 2
3 4
5 6
7 8
J4
1 2
3 4
5 6
7 8
J3
HDVDD
PSEL
PCTRL
HDVDD
PSEL
HIPWR
HDVDD
EN12V
DVDD
HIPWR
HDVDD
PCTRL
HIPWR
PSEL
EN12V
DVDD
/UFP
VBUS
VBUS
7,8
1,2,3
5,6,
Q7
7,8
1,2,3
5,6,
Q8
120
R34
0.005
R44
VBUS
VAUX
VTX
VPWR
VDD
VIN
1.0M
R50
330pF
C15
330pF
C19
CTL2
CTL2
10µF
C37
PGND PGND
40V
D7
TP16
VBUS
CTL1
TP5
CTL1
TP6
CTL2
CTL2CTL1
POL
D4
DEBUG
D3
AUDIO
D2
CC1 CC2
PGND PGND
DN
DP
DN
DP
J14
VBUS
VBUS
DN
DP
TP12
DSCG
DNP
TP15
GDNG
TP14
G5V
TP8
GDP0
J8
PGND
PGND
J16
V_Cable
CTL1
TP7
CC1
TP4
CC2
CC1 CC2
Ra
Rd
J15
BC1.2
0.33µF
C21
0.01µF
C30
PGND
680k
R51
TP9
PFET_S
24
R37
0
R35
VBUS
Q9
PGND
2.2k
R53
Q11 Q10
PGND
PGNDPGND
PGND
PGND
PGND
PGND
PGND
PGND
0
R38
LDO_OUT
10
R46
1.0k
R49
Green
D13
Green
D11
Green
D10
100k
R60
100k
R55
100k
R56
100k
R58
5.1k
R54
8.2k
R62
100VD18
100VD17
100V
D15
J18
V_LED
DCDC_2
DCDC_2
DCDC_5V
DCDC_5V
PGND
VDD
LDO_OUT
DCDC_5V
DCDC_5V
LDO_OUT
510
R19
HDVDD
/UFP
CC1
CC2
10
R26
10
R28
10
R30
Ra
Rd
5.1k
R17
5.1k
R10
1.0k
R11
1.0k
R18
100k
R15
100k
R16
100k
R1
100k
R20
100k
R2
100k
R14
2.2k
R24
2.2k
R23
2.2k
R22
0
R29
0
R32
1
2
3
J5
1
2
3
J6
1
2
3
J10
1
2
3
J7
7,8
1,2,3
5,6,
Q3
7,8
1,2,3
5,6,
Q4
LDO_OUT
Q2
510k
R25
1000pF
C12
PGND
10M
R27
10
R31
TP11
VCONN
DNP
132
NC
5.6V
D16
132
NC
12V
D14
0.012 µF
C24
133k
R39
1200pF
C14
15k
R61
15k
R57
AGND
23
CC1
2
CC2
4
CTL1
7
CTL2
8
DSCG
31
DVDD
18
GD
20
G5V
32
GDNG
29
GDNS
30
GDPG
27
GND
5
HIPWR
6
ISNS
24
NC
11
NC
12
NC
13
PAD
33
PCTRL
19
PSEL
16
VAUX
21
VBUS
26
VCONN
3
VDD
22
VIO
17
VPWR
25
VTX
1
AUDIO
28
DEBUG
15
EN12V
10
POL
9
UFP
14
U3
TPS25741RSM
OP
0.1µF
C26
0.1µF
C27
0.1µF
C18
0.1µF
C32
0.1µF
C17
0.1µF
C25
30V
D6
0.1µF
C34
0
R21
DNP
Copyright © 2016, Texas Instruments Incorporated
or
TPS25741ARSM
www.ti.com
Schematic
5
SLVUAS7A–July 2016 –Revised February 2017
Submit Documentation Feedback
Copyright © 2016–2017, Texas Instruments Incorporated
TPS25741EVM-802 and TPS25741AEVM-802 Evaluation Module User Guide
for Desktops
3 Schematic
Figure 3 and Figure 4 illustrate the EVM schematics.
Figure 3. TPS54531 Buck Power Supply (TPS25741EVM-802 Values Shown)
1
3
2
J11
J9
GND_1
J13
VIN
VIN
GND_1
GND_1
VIN
J2
TP13
VIN
DCDC_5V
TP10
PGND
Vin
D9
DCDC_2
VIN
VIN
0.1µF
C33
51
R43
82pF
C22
VSENSE1
VSENSE1
CTL1
CTL1
Q1
CTL2
CTL2
10k
R12
10k
R13
DCDC_5V
LDO_OUT
3300pF
C23
2.2k
R48
8.2k
R47
Vin
Vin_2
1 2
3 4
5 6
7 8
9 10
J1
1
3
56
4
2
7
910
8
J17
PGND
Vin
/UFP
PCTRL
PGNDVin_2
/UFP
PCTRL
Green
D12
2.2k
R59
PGND
Green
D5
5.1k
R36
PGND
PGND
LDO_OUT
TP2
LDO_OUT
TP18
DCDC_5V
TP17
DCDC_2
0.1µF
C31
Vin
LDO_OUT
0.47µF
C11
BOOT
1
VIN
2
EN
3
SS
4
VSENSE
5
COMP
6
GND
7
PH
8
PAD
9
U4
TPS54531DDAR
30k
R40
PGND
10.2k
R42
8.2µH
L2
PGND
PGND
0.01µF
C20
Q5
PGND
/UFP
LDO_OUT
910k
R33
VIN
VIN
0.1µF
C10
51
R9
82pF
C4
VSENSE2
VSENSE2
DCDC_2
3300pF
C1
PGND
PGND
0.1µF
C9
BOOT
1
VIN
2
EN
3
SS
4
VSENSE
5
COMP
6
GND
7
PH
8
PAD
9
U1
TPS54531DDAR
30k
R6
PGND
10.2k
R8
8.2µH
L1
PGND
PGND
0.01µF
C5
732
R7
499
R3
499
R5
0.01µF
C3
0.1µF
C2
22µF
C13
22µF
C16
PGND
PGND
PGND
2.2µF
C6
/UFP
30V
D8
30V
D1
7,8
1,2,3
5,6,
Q6
0
R4
DNP
0
R45
0
R52
DNP
1.87k
R41
Input: 24V
TP3
PGND
PGND
TP1
PGND
PGND
10µF
C28
10µF
C29
10µFC710µF
C8
22µF
C35
22µF
C36
PGND
OUT
1
NC
2
GND
3
EN
4
NC
5
IN
6
PAD
7
U2
TPS70933DRVR
OP
Copyright © 2016, Texas Instruments Incorporated
R8, 7.50k for
TPS25741A
Schematic
www.ti.com
6
SLVUAS7A–July 2016 –Revised February 2017
Submit Documentation Feedback
Copyright © 2016–2017, Texas Instruments Incorporated
TPS25741EVM-802 and TPS25741AEVM-802 Evaluation Module User Guide
for Desktops
Figure 4. TPS25741 (TPS25741EVM-802 Values Shown)
www.ti.com
4 Configuring the EVM
4.1 Physical Access
Table 2 lists the TPS25741EVM connector and functionality, Table 3 describes the default jumper
configuration, and Table 4 describes the test point availability.
Connector Label Description
J13 VIN Power bus input. Apply bus input voltage between J13 and J9.
J14 VBUS Output voltage that is applied to the VBUS of the USB Type-C cable. J14 along with J8 can
J9, J8 GND Power bus input return connector
J11 J11 Barrel jack input from an AC to DC power supply
J12 J12 USB Type-C receptacle
D9 VIN This Green LED indicates input power supply
D12, D5 DCDC_5V,
DCDC_2
D2, D3, D4 AUDIO
DEBUG
POL
D13, D11, D10 5 V
9 V/12 V
15 V/20 V
Configuring the EVM
Table 2. Connector and LED Functionality
be used to apply an external load.
The two Green LEDs indicate whether upstream DCDCs are on
D2 indicates when the AUDIO accessary adaptor is inserted
D3 indicates when the DEBUG accessary adaptor is inserted
D4 indicates when the UFP is inserted on positive orientation
D13 indicates when output voltage is 5 V
D11 indicates when output voltage is 9 V or 12 V
D10 indicates when output voltage is 15 V or 20 V
Table 3. Jumper Functionality
Jumper Label Description
J4 PSEL/PCTRL Used to program the PSEL and PCTRL pins of the TPS25741 and TPS25741A. This advertises
J3 HIPWR/ENMV Used to program the HIPWR and EN12V/EN9V pins of the TPS25741 and TPS25741A. This
J16 V_Cable Used to disconnect D2, D3, D4
J18 V_LED Used to disconnect D10, D11, D13
J15 BC 1.2 Used to enable or disable the BC1.2 function
J5 VPWR Used to select power source for VPWR
J6 VPDD Used to select power source for VDD
J10, J7 CC1, CC2 Used to put Ra or Rd to CC lines
J1, J17 Used to connect two EVMs together to enable PPM
J2 Used to enable two EVMs to share a single power supply when doing PPM
the power level to the UFP. Install a single shunt in the P1, P2, P3, or P4 position. Optionally, a
second shunt can be installed in the PCTRL position. The position locations are shown in
Figure 5 and also on the PCB silk screen near J4.
P1 position: PSEL = 93 W
P2 position (default): PSEL = 65 W
P3 position: PSEL = 45 W
P4 position: PSEL = 36 W
PCTRL position (shunt installed): PMAX = PSEL/2
PCTRL position (no shunt installed-default): PMAX = PSEL
advertises maximum voltage and maximum current to the UFP. Install a single shunt in the H1,
H2, H3, or H4 position. Optionally, a second shunt can be installed in the EN12V position. The
position locations are shown in Figure 4 and also on the PCB silk screen near J3. V1 = 5 V, V2 =
9 V or 12 V, V3 = 15 V or 20 V
EN12V or EN9V = HIGH (no shunt installed-default) => V1 and V2
EN12V or EN9V = LOW (shunt installed) => No V2
H1 position: V3 and IMAX = 5 A (OCP = 6.3 A)
H2 position: => V3 and IMAX = 3 A (OCP = 4.2 A)
H3 position: No V3 and IMAX = 5 A (OCP = 6.3 A)
H4 position (default): No V3 and IMAX = 3 A (OCP = 4.2 A)
Advertised current at Vx => Ix = min(PMAX/Vx, IMAX)
SLVUAS7A–July 2016–Revised February 2017
Submit Documentation Feedback
TPS25741EVM-802 and TPS25741AEVM-802 Evaluation Module User
Copyright © 2016–2017, Texas Instruments Incorporated
Guide for Desktops
7
Loading...