TLC320A545C/I
Single Channel Data/Fax Codec
1999 Mixed Signal Products
Data Manual
SLAS206B
2
IMPORTANT NOTICE
T exas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERT AIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MA Y INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICA TIONS IS UNDERSTOOD T O
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright 1999, Texas Instruments Incorporated
iii
Contents
Section Title Page
Introduction 1–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.1 Features 1–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.2 Functional Block Diagram 1–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.3 Analog Block Diagram 1–2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.4 Terminal Assignments 1–3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.5 Ordering Information 1–3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.6 Terminal Functions 1–3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2 Functional Description 2–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.1 Device Requirements and System Overview 2–1. . . . . . . . . . . . . . . . . . . .
2.2 Codec Functions 2–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.3 Hybrid Functions 2–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.4 Miscellaneous Logic and Other Circuitry 2–1. . . . . . . . . . . . . . . . . . . . . . . .
3 Codec Functional Description 3–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.1 Operating Frequencies 3–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.2 ADC Signal Channel 3–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.3 DAC Signal Channel 3–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.4 Sigma-Delta ADC 3–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.5 Decimation Filter 3–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.6 Sigma-Delta DAC 3–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.7 Interpolation Filter 3–2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.8 Analog and Digital Loopbacks 3–2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.9 Software Power Down 3–2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.10 Test Module 3–2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.11 Power Supply Options 3–2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4 Serial Communications 4–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.1 Primary Serial Communication 4–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.2 FS Low Mode Primary Communication Timing 4–2. . . . . . . . . . . . . . . . . .
4.3 Secondary Serial Communication 4–3. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.4 FS High Mode Secondary Communication Timing 4–4. . . . . . . . . . . . . . .
4.5 FS Low Mode Secondary Communication Timing 4–4. . . . . . . . . . . . . . . .
5 Specifications 5–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5.1 Absolute Maximum Ratings Over Operating Free-Air
Temperature Range 5–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5.2 Recommended Operating Conditions 5–1. . . . . . . . . . . . . . . . . . . . . . . . . .
5.3 Electrical Characteristics Over Recommended Operating Free-Air
Temperature Range DV
DD
= 5 V/3.3 V, AVDD = 5 V/3.3 V,
MV
DD
= 5 V/3.3 V 5–2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5.3.1 Digital Inputs and Outputs, f
s
= 8 kHz,
Outputs Not Loaded 5–2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
iv
5.3.2 ADC Channel, fs = 8 kHz 5–2. . . . . . . . . . . . . . . . . . . . . . . . . . . .
5.3.3 ADC Dynamic Performance, f
s
= 8 kHz 5–2. . . . . . . . . . . . . . . .
5.3.3.1 ADC Signal-to-Noise 5–2. . . . . . . . . . . . . . . . . . . . .
5.3.3.2 ADC Signal-to-Distortion 5–2. . . . . . . . . . . . . . . . . .
5.3.3.3 ADC Signal-to-Distortion + Noise 5–3. . . . . . . . . .
5.3.4 ADC Characteristics 5–3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5.3.5 DAC Channel, f
s
= 8 kHz 5–3. . . . . . . . . . . . . . . . . . . . . . . . . . . .
5.3.6 DAC Dynamic Performance 5–3. . . . . . . . . . . . . . . . . . . . . . . . . .
5.3.6.1 DAC Signal-to-Noise 5–3. . . . . . . . . . . . . . . . . . . . .
5.3.6.2 DAC Signal-to-Distortion 5–3. . . . . . . . . . . . . . . . . .
5.3.6.3 DAC Signal-to-Distortion + Noise 5–4. . . . . . . . . .
5.3.7 DAC Characteristics 5–4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5.3.8 Logic DC Electrical Characteristics 5–4. . . . . . . . . . . . . . . . . . . .
5.3.9 Power-Supply Rejection 5–4. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5.3.10 Power-Supply 5–4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5.3.11 Flash Write Enable Circuit 5–5. . . . . . . . . . . . . . . . . . . . . . . . . . .
5.4 Timing Characteristics 5–5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5.4.1 Timing Requirements 5–5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5.4.2 Switching Characteristics 5–5. . . . . . . . . . . . . . . . . . . . . . . . . . . .
5.5 Parameter Measurement Information 5–5. . . . . . . . . . . . . . . . . . . . . . . . . .
6 Application Information 6–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Appendix A – Programmable Register Set A–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
v
List of Illustrations
Figure Title Page
4–1 Primary Communication DIN and DOUT Data Format 4–1. . . . . . . . . . . . . . . . .
4–2 FS High Mode Primary Serial Communication Timing 4–2. . . . . . . . . . . . . . . . . .
4–3 FS Low Mode Primary Serial Communication Timing 4–2. . . . . . . . . . . . . . . . . .
4–4 Secondary Communication DIN and DOUT Data Format 4–3. . . . . . . . . . . . . . .
4–5 FS Output During Software Secondary Serial Communication Request
(FS High Mode) 4–4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4–6 FS Output During Software Secondary Serial Communication Request
(FS Low Mode) 4–4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5–1 Serial Communication Timing 5–6. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5–2 ADC Decimation Filter Response 5–6. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5–3 ADC Decimation Filter Passband Ripple 5–7. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5–4 DAC Interpolation Filter Response 5–7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5–5 DAC Interpolation Filter Passband Ripple 5–8. . . . . . . . . . . . . . . . . . . . . . . . . . . .
6–1 Functional Block of a Typical Application 6–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
6–2 Differential Configuration Typical Application 6–2. . . . . . . . . . . . . . . . . . . . . . . . . .
6–3 Single-Ended Configuration Typical Application 6–3. . . . . . . . . . . . . . . . . . . . . . .
List of Tables
Table Title Page
4–1 Least-Significant-Bit Control Function 4–3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
vi
1–1
Introduction
The TLC320AD545 single channel data/fax codec is a mixed signal broadband connectivity device. The
TLC320AD545 is comprised of a single channel codec and analog hybrid circuitry with a serial port for communication
with the host processor. The device also contains programmable gain control and one AT41 speaker driver. The
device operates with either a 5-V analog, a 5-V digital, and a 5-V monitor power supply or a 3.3-V analog, a 3.3-V
digital, and a 3.3-V monitor power supply or 5-V analog, 3.3-V digital, and a 5-V monitor power supply . The device
will be packaged in a single 48-pin PT (TQFP) package.
1.1 Features
• Analog, Digital, and Monitor Amp Power Supplies: 5 V or 3.3 V
• Differential and Single-Ended Driving of Analog Output
• Software Power-Down Mode
• Sample Rate Up to 11.025 kHz
• 16-Bit Signal Processing in the Codec With 2s-Complement Data Format
• Typical 80-db Dynamic Range
• Total Signal-to-Noise + Distortion of 80 dB for the ADCs
• Total Signal-to-Noise + Distortion of 78 dB for the DACs
• Programmable Gain Amplifier
• 600-Ω Driver
• 8-Ω AT41 Differential Speaker Driver With Programmable Gain Amplifier
• Flash Write Enable Circuit Provide Power for Writing the Flash Memory Device
• Available in 48-Pin PT (TQFP) Package Operating From –40_C to 85_C
• Transformer Reference ( 2.5 mA Source and Sink at 2.5 V for 5 V -Supply and 1.5 V for 3.3-V Supply) to allow
Single-Ended Driving
1.2 Functional Block Diagram
1–2
Data
Channel
Serial
Port
Data Channel
Codec
H
Y
B
R
I
D
A
M
P
DRVR
Flash
Write
Enable
Control
Logic
1.3 Analog Block Diagram
+
–
DTRX_FB
DTRXM
DTRXP
+
–
16-Bit
ADC
Data (Hybrid)
2.5 V
Data_In PGA
0/6/12/18 dB Gain
with Mute
+
–
Data (Hybrid)
DTTX_OUTP
DT_REF
DTTX_INM
2.5 V/1.5 V
+
–
2.5 V/1.5 V
16-Bit
DAC
DT_BUFP
+
–
+
–
0/-6/-12/-18 dB or Mute
600-Ω Data_Out PGA
8-Ω Speaker Buffer
0 dB or Mute
MonOut PGA
0/3/6/9/12 dB Gain
with Mute
MONOUTP
MONOUTM
2.5 V/1.5 V
M
U
X
+
–
DTTX_INP
DTTX_OUTM
+
–
DT_BUFM
1–3
1.4 Terminal Assignments
1
2
3
4
5
6
7
8
9
10
27
28
29
30
31
32
33
34
35
36
NC
DREFP_DAC
NC
DT_MCLK
DREFM_DAC
RESET
DV
SS
DTRXM
DT_DIN
DT_SCLK
DAV
DD
DAV
SS
NC
NC
DTRX_FB
DT_DOUT
NC
DT_FS
11
12
25
26
NC
DTRXP
NC
NC
1314 151617 1819 20 21 222324
484746 45 44 43 42 4140 39
3837
DT_REF
DTTX_OUTM
DT_BUFP
DT_BUFM
DV
DD
V
NC
FLSH_OUT
FLSH_IN
DTTX_OUTP
DTTX_INM
DTTX_INP
NC
NC
DREFM_ADC
TEST1
MONOUTM
MV
SS
MV
MONOUTP
TCLK
SI_SEL
FILTNCDREFP_ADC
TEST2
DD
TLC320AD545
NC–Make no external connection
SS
1.5 Ordering Information
PACKAGE
T
A
PLASTIC QUAD
FLATPACK (PT)
0°C to 70°C TLC320AD545PT
–40°C to 85°C TLC320AD545IPT
1.6 Terminal Functions
TERMINAL
NAME NO.
I/O
DESCRIPTION
NC 3, 4, 7, 8,
11, 21, 25,
26, 35, 36,
45
No connection
DAV
DD
5 I Analog power supply (5 V/3.3 V)
DAV
SS
6 I Analog ground
DREFM_ADC 48 O ADC voltage reference filter output. DREFM_ADC provides lowpass filtering for the internal bandgap
reference. The optimal ceramic capacitor value is 0.1 uF connected between DREFM_ADC and
DREFP_ADC. The nominal dc voltage at this terminal is 0 V.
DREFM_DAC 2 O DAC voltage reference filter output. DREFM_DAC provides for lowpass filtering the internal bandgap
reference. The optimal ceramic capacitor value is 0.1 µF connected between DREFM_ADC and
DREFP_ADC. The nominal dc voltage at this terminal is 0 V.
1–4
1.6 Terminal Functions (Continued)
TERMINAL
NAME NO.
I/O
DESCRIPTION
DREFP_ADC 47 O ADC voltage reference filter output. DREFP_ADC provides lowpass filtering for the internal bandgap reference.
The optimal ceramic capacitor value is 0.1 µF connected between DREFM_ADC and DREFP_ADC. The dc
voltage at this terminal is 3.375 V with a 5-V DAVDD supply and 2.25 V with a 3.3-V DAVDD supply.
DREFP_DAC 1 O DAC voltage reference filter output. DREFP_DAC provides for lowpass filtering the internal bandgap reference.
The optimal ceramic capacitor value is 0.1 µF connected between DREFM_DAC and DREFP_DAC. The dc
voltage at this terminal is 3.375 V at 5-V DAVDD supply and 2.25 V at 3.3-V DAVDD supply.
DT_BUFM 19 O Buf fer amp analog inverting output. DT_BUFM can be programmed for 0 dB, -6 dB, -12dB, and -18 dB gain or
muted using the control registers. This output is normally fed to the DTTX_INM terminal through an input resistor.
DT_BUFP 18 O Buffer amp analog noninverting output. DT_BUFP can be programmed for 0 dB, -6 dB, -12 dB and -18 dB gain
or muted using the control registers. This output is normally fed to the DTTX_INP terminal through an input
resistor. DT_BUFP must be left unconnected in single-ended hybrid.
DT_DIN 33 I Digital data input. DT_DIN handles DAC input data as well as control register programming information during
frame sync interval and is synchronized to DT_SCLK.
DT_DOUT 31 O Digital data output. ADC output bits transmit data during the frame sync period which is synchronized to
DT_SCLK. DT_DOUT is at high impedance when DT_FS is not activated.
DT_FS 30 O Serial port frame sync signal. DT_FS signals the beginning of transmit for ADC data and receiving of DAC data.
This signal can be active high (FS high mode) or active low (FS low mode) depending on the voltage applied to
SI_SEL (see Section 4,
Serial Communications
).
DT_MCLK 34 I Master clock input. All internal clocks are derived from this clock.
DT_REF 13 O Reference voltage for the transformer at 2.5 V for a 5-V DAVDD supply and 1.5 V for a 3.3-V DAVDD supply. The
maximum source or sink current at this terminal is 2.5 mA. DT_REF must be left unconnected in differential hybrid.
DTRX_FB 9 O Receive path amplifier feedback node. DTRX_FB terminal is connected to the noninverting output of the receive
path amplifier and allows a parallel resistor/capacitor to be placed in the amplifier feedback path for setting gain
and filter poles.
DTRXM 10 I Receive path amplifier analog inverting input
DTRXP 12 I Receive path amplifier analog noninverting input
DT_SCLK 32 O Shift clock signal. DT_SCLK clocks serial data into DT_DIN and out of DT_DOUT during the frame-sync interval.
DT_SCLK rate is DT_MCLK/2.
DTTX_INM 15 I Transmit amplifier analog inverting input. This node is normally fed by the DT_BUFM output through an input
resistor.
DTTX_INP 16 I Transmit amplifier analog noninverting input. This node is normally fed by the DT_BUFP output through an input
resistor. DTTX_INP must be shorted to DTTX_OUTM in single-ended hybrid.
DTTX_OUTM 17 O Transmit amplifier analog inverting output. DTTX_OUTM must be shorted to DTTX_INP in single-ended hybrid.
DTTX_OUTP 14 O Transmit amplifier analog noninverting output
DV
DD
22 I Digital and RESET circuit power supply (5 V/3.3 V)
DV
SS
27 I Digital and RESET circuit ground
FILT 46 O Bandgap filter node. FILT provides decoupling of the bandgap reference voltage. This reference is 3.375 V with
a 5-V supply and 2.25 V with a 3.3-V supply. The optimal capacitor value is 0.1 µF (ceramic). This node should
not be used as a voltage source.
FLSH_IN 24 I External ASIC logic input. When brought low, FLSH_IN enables the FLSH_OUT output.
FLSH_OUT 23 O Power output to write/erase flash EEPROM device (such as Intel 28F400B or AMD Am29F400). Supplies 45
mA maximum from 5 V when FLSH_IN
is brought low.
MONOUTM 42 O Analog output from 8-Ω monitor speaker amplifier which can be set for 0-dB gain or muted through the control
registers.
MONOUTP 40 O Analog output from 8-Ω monitor speaker amplifier which can be set for 0-dB gain or muted through the control
registers.
MV
DD
41 I Monitor amplifier supply (5 V/3.3 V)
Intel is a trademark of Intel Systems, Inc.
AMD is a trademark of Advanced Micro Devices, Inc.
1–5
1.6 Terminal Functions (Continued)
TERMINAL
NAME NO.
I/O
DESCRIPTION
MV
SS
39 I Monitor amplifier ground
RESET 28 I Codec device reset. RESET initializes all device internal registers to default values. This signal is active low.
SI_SEL 37 I Serial interface mode select. When SI_SEL is tied to DV
DD,
the serial port is in FS high mode. When SI_SEL is
tied to DVSS, the serial port is in FS low mode. (see Section 4,
Serial Communications
).
TCLK 38 O Test output port. TCLK is for factory test only and should be either connected to ground or left unconnected.
TEST1 43 I/O Test input port. TEST1 is for factory test only and should be either connected to ground or left unconnected.
TEST2 44 I/O Test input port. TEST2 is for factory test only and should be either connected to ground or left unconnected.
V
SS
20 I Internal substrate connection. VSS should be tied to DAVSS
.
1–6
2–1
2 Functional Description
2.1 Device Requirements and System Overview
The TLC320AD545 device consists of single codec channel, a hybrid circuit with external resistors and capacitors
for setting gain and filter poles, serial port, and miscellaneous other logic functions.
2.2 Codec Functions
The codec portion of the device performs the functions for:
• One channel of analog-to-digital conversion
• Digital-to-analog conversion
• Lowpass filtering
• Control of analog input and output gains
• Internal oversampling coupled with internal decimation and interpolation
• A 16-bit serial port interface to the host processor.
The maximum sample rate is 11.025 kHz.
2.3 Hybrid Functions
The hybrid circuitry has integrated amplifiers whose gains and filter pole frequencies are set by external resistors and
capacitors. This allows maximum flexibility to make adjustments for board variations and international standards
while providing integration of the function. The filter amplifier stages are followed by a programmable gain amplifier,
which feeds an 8 Ω differential speaker driver for the A T41 call progress monitor speaker . The monitor speaker driver
can be programmed for 0 dB gain or muted through control register 2. The source for the monitor speaker input can
be chosen to be either the amplified DAC output (Data_Out PGA) or the ADC input signal through control register
1 (see
Appendix A
).
A 2.5 V/1.5 V reference voltage (DT_REF) is provided as a reference for the transformer. It is necessary to reference
to 2.5 V/1.5 V (rather than ground), since the amplifiers are powered off by single-rail supplies. DT_REF is 2.5 V when
DA VDD is 5 V and 1.5 V when DAVDD is 3.3 V.
2.4 Miscellaneous Logic and Other Circuitry
The logic functions include the circuitry required to implement serial port and control register programming through
secondary communication on those serial ports. Two control registers can be programmed during secondary
communications from the serial port. These control registers set amplifier gains, select loopback functions, and read
ADC overflow flags. In addition, a flash write enable (FWE) circuit takes an external logic input and provides current
to power the write enable circuit of an external memory device. The flash write enable circuit is powered from the
digital power supply.
2–2
3–1
3 Codec Functional Description
3.1 Operating Frequencies
The TLC320AD545 is capable of supporting any sample rate up to the maximum sample rate of 11.025 kHz. The
sample rate is set by the frequency of the codec master clock.
The sampling (conversion) frequency is derived from the codec master clock by the internal clock divider circuit by
equation (1):
DT_FS= Sampling (conversion) frequency = DT_MCLK/512
The shift clock (SCLK) is derived from the codec master clock divider circuit by equation (2):
DT_SCLK (frequency)= DT_MCLK/2
Where MCLK is codec clock fed to the codec externally by the clock rate divider circuit which divides the system
master clock to get the necessary clock frequency to feed the codec.
The conversion period is the inverse of sampling frequency.
3.2 ADC Signal Channel
The input signals are amplified and filtered by on-chip buffers before being applied to ADC input. The ADC converts
the signal into discrete output digital words in 2s-complement format, corresponding to the analog signal value at the
sampling time. These 16-bit digital words, representing sampled values of the analog input signal, are sent to the host
through the serial port interface. If the ADC reaches its maximum value, a control register flag is set. This overflow
bit resides at D0 in control register 2. This bit can only be read from the serial port, and the overflow flag is only cleared
if it is read through the serial port. The ADC and DAC conversions are synchronous and phase-locked.
3.3 DAC Signal Channel
The DAC receives 16-bit data words (2s complement) from the host through the serial port interface. The data is
converted to an analog voltage by the sigma-delta DAC comprised of a digital interpolation filter and a digital
modulator. The DAC output is then passed to an internal low-pass filter to complete the signal reconstruction resulting
in an analog signal. This analog signal is then buffered and amplified by differential output driver capable of driving
the required load. The gain of the DAC output amplifier is programmed by the codec control register as shown in
Appendix A.
3.4 Sigma-Delta ADC
The ADC is an oversampling sigma-delta modulator. The ADC provides high resolution and low noise performance
using oversampling techniques and the noise shaping advantages of sigma-delta modulators.
3.5 Decimation Filter
The decimation filter reduces the digital data rate to the sampling rate. This is accomplished by decimating with a ratio
equal to the oversampling ratio. The output of this filter is a sixteen-bit 2s-complement data word clocking at the
selected sample rate.
3.6 Sigma-Delta DAC
The DAC is an oversampling sigma-delta modulator. The DAC perform high-resolution, low-noise digital-to-analog
conversion using oversampling sigma-delta techniques.
(1)
(2)
3–2
3.7 Interpolation Filter
The interpolation filter resamples the digital data at a rate of N times the incoming sample rate where N is the
oversampling ratio. The high-speed data output from this filter is then applied to the sigma-delta DAC.
3.8 Analog and Digital Loopbacks
The test capabilities include an analog loopback and digital loopback. The loopbacks provide a means of testing the
ADC/DAC channels and can be used for in-circuit system-level tests.
Analog loopback loops the DAC output back into the ADC input. Digital loopback loops the ADC output back into the
DAC input. Analog loopback is enabled by setting bit D4 in the control register 1. Digital loopback is enabled by setting
bit D5 high in control register 1. The analog loopback function tests only the codec portion of the device and does
not include the hybrid amplifier.
3.9 Software Power Down
The software power down resets all internal counters but leaves the contents of the programmable control registers
unchanged. The software power down feature is invoked by setting bit D6 high in control register 1. There is no
hardware power down function in the TLC320AD545.
3.10 Test Module
The test module serves the purpose of facilitating design verification test and simplifying factory production testing.
There are three input/output terminals (TEST1, TEST2 and TCLK) dedicated to implementing the test functions. The
function of these terminals is for factory self-test only and NO CONNECTION (NC) should be made to either of these
terminals.
3.11 Power Supply Options
ANALOG SUPPLY
(DAVDD)
DIGITAL SUPPLY
(DVDD)
MONITOR SUPPLY
(MVDD)
Option 1 5 V 5 V 5 V
Option 2 3.3 V 3.3 V 3.3 V
Option 3 5 V 3.3 V 5 V
4–1
4 Serial Communications
DT_DOUT, DT_DIN, DT_SCLK, and DT_FS, are the serial communication signals for the serial port. The digital
output data from the ADC is taken from DT_DOUT. The digital input data for the DAC is applied to DT_DIN. The
synchronization clock for the serial communication data and the frame-sync is taken from DT_SCLK. The frame-sync
pulse, which signals the beginning of the ADC and DAC data transfer interval, is taken from DT_FS.
For signal data transmitted from the ADC or to the DAC, a primary serial communication is used. A secondary
communication is used to read or write words to the control registers, which control both the options and the circuit
configurations of the device.
The purpose of the primary and secondary communications is to allow conversion data and control data to be
transferred across the same serial port. A primary transfer is always dedicated to conversion data. A secondary
transfer is used to set up or read the control register values described in
Appendix A
, Programmable Register Set.
A primary transfer occurs for every conversion period. A secondary transfer occurs only when requested. Secondary
serial communication is requested by software (D0 of the primary data input to DT_DIN). Control registers 1 and 2
can only be read/write from/to the serial port.
4.1 Primary Serial Communication
Primary serial communication is used to both transmit and receive conversion signal data. The DAC word length is
15 bits and the last bit of the primary 16-bit serial communication word is a control bit used to request secondary serial
communication. For all serial communications, the most significant bit is transferred first. For the 16-bit ADC word,
D15 is the most significant bit and D0 is the least significant bit. For the 15-bit DAC data word in a primary
communication, D15 is the most significant bit, D1 is the least significant bit, and D0 is used for the secondary
communication request control. All digital data values are in 2s-complement data format. Refer to Figure 4–1.
D15–D1 D0DT_DIN
D15–D0
A/D Data
DT_DOUT
Secondary
Communication Request
D/A Data
Figure 4–1. Primary Communication DIN and DOUT Data Format
4–2
4.1.1 FS High Mode Primary Communication Timing
There are two possible modes for serial data transfer. One mode is the FS high mode, which is selected by tying the
SI_SEL terminal to DVDD. Figure 4–2 shows the timing relationship for DT_SCLK, DT_FS, DT_DOUT and DT_DIN
in a primary communication when in FS high mode. The timing sequence for this operation is as follows:
1. DT_FS is brought high and remains high for one DT_SCLK period, then goes back low.
2. A 16-bit word is transmitted from the ADC (DT_DOUT) and a 16-bit word is received for DAC conversion
(DT_DIN).
D15 D14 D13 D12 D1 1 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
D15 D14 D13 D12 D1 1 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
DT_FS
DT_SCLK
DT_DIN
DT_DOUT
Figure 4–2. FS High Mode Primary Serial Communication Timing
4.2 FS Low Mode Primary Communication Timing
The second possible serial interface mode is the FS low mode which is selected by tying the SI_SEL terminal to DV
SS.
This mode differs from the FS high mode in that the frame sync signal (FS) is active low , data transfer starts on the
falling edge of DT_FS, and DT_FS remains low throughout the data transfer. Figure 4–3 shows the timing relationship
for DT_SCLK, DT_FS, DT_DOUT, and DT_DIN in a primary communication when in FS low mode. The timing
sequence for this operation is as follows:
1. DT_FS is brought low by the TLC320AD545.
2. A 16-bit word is transmitted from the ADC (DT_DOUT) and a 16-bit word is received for DAC conversion
(DT_DIN).
3. DT_FS is brought high signaling the end of the data transfer.
4–3
D15 D14 D13 D12
D11
D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
D15 D14 D13 D12
D11 D10
D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
DT_FS
DT_SCLK
DT_DIN
DT_DOUT
Figure 4–3. FS Low Mode Primary Serial Communication Timing
4.3 Secondary Serial Communication
Secondary serial communication is used to read or write 16-bit words that program both the options and the circuit
configurations of the device. Register programming always occurs during secondary communication. Control
registers 1 and 2 can only be written to or read from the serial port. Two primary and secondary communication cycles
are necessary to program the control registers. If the default value for a particular register is desired, then the register
addressing can be omitted during secondary communications. The NOOP (no operation) command addresses a
pseudo-register, register 0, and no register programming takes place during this secondary communication.
During a secondary communication, a register may be written to or read from. When writing a value to a register, the
DT_DIN line contains the value to be written. The data returned on DT_DOUT is 00h.
The method for requesting a secondary communication is by asserting the least significant bit (D0) of DT_DIN high
as shown in Table 4–1.
Table 4–1. Least-Significant-Bit Control Function
CONTROL BIT D0 CONTROL BIT FUNCTION
0 No secondary communication request
1 Secondary communication request
Figure 4–4 shows the data format XX_DIN and XX_DOUT during secondary communication.
D15–D0
–– –– 1 D12 D11 D10 D9 D8
D7–D0
Don’t Care
D15
DT_DIN
(Read)
–– –– 0 D12 D11 D10 D9 D8
D7–D0
Register Data
D15
DT_DIN
(Write)
Register AddressR/W
Register Data
D15–D8 D7–D0
AII 0
AII 0
DT_DOUT
(Read)
DT_DOUT
(Write)
4–4
Figure 4–4. Secondary Communication DIN and DOUT Data Format
4.4 FS High Mode Secondary Communication Timing
On the rising edge of DT_SCLK, coinciding with the falling edge of FS, D15–D0 is input serially to DT_DIN and
D15–D0 is output serially on DT_DOUT. If a secondary communication request is made, FS goes high again, 128
SCLKs after the beginning of the primary frame, to signal the beginning of the secondary frame one SCLK period later.
See Figure 4–5.
DT_DIN
Data (D0=1) Register R/W Data (D0=0)
DT_FS
PSPP
Secondary Communication
Request
No Secondary
Communication Request
128 DT_SCLKs
Figure 4–5. FS Output During Software Secondary Serial Communication Request
(FS High Mode)
4.5 FS Low Mode Secondary Communication Timing
On the falling edge of FS for that channel, D15–D0 is input serially to DT_DIN and D15–D0 is output serially on
DT_DOUT. FS remains low during the data transfer and then returns high. If a secondary communication request is
made, FS goes low 128 SCLKs after the beginning of the primary frame to signal the beginning of the secondary
frame. See Figure 4–6.
Data (D0=1) Register R/W Data (D0=0)
PSP
Secondary Communication
Request
No Secondary
Communication Request
128 DT_SCLKs
DT_DIN
DT_FS
Figure 4–6. FS Output During Software Secondary Serial Communication Request
(FS Low Mode)
5–1
5 Specifications
5.1 Absolute Maximum Ratings Over Operating Free-Air Temperature Range
(Unless Otherwise Noted)
Supply voltage range, DVDD, AVDD, (see Note 1) –0.3 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output voltage range, all digital output signals –0.3 V to DV
DD
+0.3 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, all digital input signals –0.3 V to DVDD+0.3 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Case temperature for 10 seconds: PM package 260_C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating free-air temperature range, T
A
–40_C to 85_C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, T
stg
–65_C to 150_C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to Vss.
5.2 Recommended Operating Conditions
MIN NOM MAX UNIT
Supply voltage, DAVDD, MVDD, DVDD (5-V supply) 4.5 5 5.5 V
Supply voltage, DAVDD, MV
DD,
DVDD (3.3-V supply) (see Note 2) 3 3.3 3.6 V
Analog signal peak-to-peak input voltage†, DTRXM, DTRXP, V
I(analog)
(5-V supply) 3 V
Analog signal peak-to-peak input voltage†, DTRXM, DTRXP, V
I(analog)
(3.3-V supply) 2 V
Differential output load resistance, RL (DT_BUFP, DT_BUFM) 600 Ω
Differential output load resistance, RL (MONOUTP, MONOUTM) 8 Ω
Input impedance for hybrid amps (DTRXP, DTRXM, DTTX_INP , DTTX_INM) 50 kΩ
Master clock 5.645 MHz
Load capacitance, C
L
20 pF
ADC or DAC conversion rate 8 11.025 kHz
Operating free-air temperature, T
A
0 70 °C
†
Preamplifier gain set to 0 dB
NOTE 2: Voltages at analog inputs and outputs and xVDD are respect to the xVSS terminal.
5–2
5.3 Electrical Characteristics Over Recommended Operating Free-Air
Temperature Range DV
DD
= 5 V/3.3 V, AV
DD
= 5 V/3.3 V, MV
DD
= 5 V/3.3 V
5.3.1 Digital Inputs and Outputs, f
s
= 8 kHz, Outputs Not Loaded
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
V
OH
High-level output voltage, any digital output IO = –360 µA 2.4
DV
DD
+ 0.5
V
V
OL
Low-level output voltage, any digital output IO = 2 mA
DV
SS
– 0.5
0.4 V
I
IH
High-level input current, any digital input VIH = 5 V 10 µA
I
IL
Low-level input current, any digital input VIL = 0.6 V 10 µA
C
j
Input capacitance, any digital input 10 pF
C
O
Output capacitance, any digital output 10 pF
I
I(lkg)
Input leakage current, any digital input 10 µA
I
OZ
Output leakage current, any digital output 10 µA
5.3.2 ADC Channel, fs = 8 kHz (see Note 3)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
0 to 300 Hz –0.5 0.2
300 Hz to 3 kHz –0.25 0.25
3.3 kHz –0.35 0.3
Filter gain relative to gain at 1020 H
z
3.6 kHz –3
dB
4 kHz –35
≥4.4 kHz –74
NOTE 3: The filter gain outside of the passband is measured with respect to the gain at 1020 Hz. The analog input test signal is a sine wave with
0 dB=3 VPP at 5-V supply and 0 db = 2 VPP at 3.3-V supply differential as the reference level for ADC analog input signal. The –3 dB
passband is 0 to 3600 Hz for an 8-kHz sample rate. This passband scales linearly with the sample rate.
5.3.3 ADC Dynamic Performance, fs = 8 kHz
5.3.3.1 ADC Signal-to-Noise (see Note 4)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VI = –1 dB 76 81
Signal-to-noise ratio (SNR)
VI = –9 dB 68 73
dB
VI = –40 dB 37 42
NOTE 4: The test condition is a 1020-Hz input signal with an 8-kHz conversion rate. Input and output common mode is 2.5 V for 5 V supply and
1.5 V for 3.3 V supply. The output configuration is in a 5 V differential-ended mode.
5.3.3.2 ADC Signal-to-Distortion (see Note 4)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VI = –3 dB 74 79
Signal-to-total harmonic distortion (THD)
VI = –9 dB 82 87
dB
VI = –40 dB 58 63
NOTE 4: The test condition is a 1020-Hz input signal with an 8-kHz conversion rate. Input and output common mode is 2.5 V for 5 V supply and
1.5 V for 3.3 V supply. The output configuration is in a 5 V differential-ended mode.
5–3
5.3.3.3 ADC Signal-to-Distortion + Noise (see Note 4)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VI = –3 dB 71 76
Signal-to-total harmonic distortion + noise (THD + N)
VI = –9 dB 68 73
dB
VI = –40 dB 37 42
NOTE 4: The test condition is a 1020-Hz input signal with an 8-kHz conversion rate. Input and output common mode is 2.5 V for 5-V supply and
1.5 V for 3.3-V supply. The output configuration is in a 5 V differential-ended mode.
5.3.4 ADC Characteristics
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
V
I(PP)
Peak-input voltage (5.0 V supply) Preamp gain = 0 dB 3 V
V
I(PP)
Peak-input voltage (3.3 V supply) Preamp gain = 0 dB 2 V
Dynamic range VI =–1 dB at 1020 Hz 80 dB
Interchannel isolation 87 dB
E
G
Gain error VI = –1 dB at 1020 Hz ±0.5 dB
E
O(ADC)
ADC channel offset error including hybrid amplifiers 10 mV
CMRR Common-mode rejection ratio VI = –1 dB at 1020 Hz 80 dB
Idle channel noise (on-chip reference) 50 100 µVrms
Channel delay 17/f
s
s
5.3.5 DAC Channel, fs = 8 kHz (see Note 5)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
0 to 300 Hz –0.5 0.2
300 Hz to 3 kHz –0.25 0.25
Filter gain relative to gain at 1020 Hz
3.3 kHz –0.35 0.3
dB
3.6 kHz –3
4 kHz –35
NOTE 5: The filter gain outside of the passband is measured with respect to the gain at 1020 Hz. The input signal is the digital equivalent of a
sine wave (digital full scale = 0 dB). The –3 dB pass band is 0 to 3600 Hz for an 8-kHz sample rate. This pass band scales linearly
with the sample rate.
5.3.6 DAC Dynamic Performance
5.3.6.1 DAC Signal-to-Noise (see Note 6)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VI = 0 dB 72 77
Signal-to-noise ratio (SNR)
VI = –9 dB 63 68
dB
VI = –40 dB 32 37
NOTE 6: The test condition is a 1020-Hz input signal with an 8-kHz conversion rate. The output configuration is in a 5 V differential-ended mode.
5.3.6.2 DAC Signal-to-Distortion (see Note 6)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VI = –3 dB 77 82
Signal-to-total harmonic distortion (THD)
VI = –9 dB 72 77
dB
VI = –40 dB 61 66
NOTE 6: The test condition is a 1020-Hz input signal with an 8-kHz conversion rate. The output configuration is in a 5 V differential-ended mode.
5–4
5.3.6.3 DAC Signal-to-Distortion + Noise (see Note 6)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VI = –3 dB 73 78
Signal-to-total harmonic distortion + noise (THD + N)
VI = –9 dB 67 72
dB
VI = –40 dB 32 37
NOTE 6: The test condition is a 1020-Hz input signal with an 8-kHz conversion rate. The output configuration is in a 5 V differential-ended mode.
5.3.7 DAC Characteristics
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Dynamic range VI = 0 dB at 1020 Hz 82 dB
Interchannel isolation 100 dB
EGGain error VI = 0 dB at 1020 Hz ±0.5 dB
Idle channel narrow-band noise 0 kHz to 4 kHz (see Note 7) 75 125 µV rms
Channel delay 18/f
s
s
VOAnalog output voltage, MONOUTP-MONOUTM (5.0 V)
Differential with respect to common
mode and full-scale digital input (see
Note 8)
–1.78 1.78 V
VOAnalog output voltage, MONOUTP-MONOUTM (3.3 V)
Differential with respect to common
mode and full-scale digital input (see
Note 8)
–1.2 1.2 V
VOAnalog output voltage (5 V)
Differential with respect to common
mode and full-scale digital input
–3 3 V
VOAnalog output voltage, (3.3 V)
Differential with respect to common
mode and full-scale digital input
–2 2 V
NOTES: 7. The conversion rate is 8 kHz.
8. This amplifier should only be used in differential mode. Common mode : 2.5 V in 5-V supply, 1.5 V in 3.3-V supply .
5.3.8 Logic DC Electrical Characteristics
PARAMETER MIN TYP MAX UNIT
V
IL
Low-level input voltage –0.3 0.8 V
V
IH
High-level input voltage 2 DVDD+0.3 V
I
I(lkg)
Input leakage current 10 µA
I
O(lkg)
Output leakage current 10 µA
V
OH
High-level output voltage at rated load current 2.4 DVDD+0.5 V
V
OL
Low-level output voltage at rated load current DVSS–0.5 0.4 V
5.3.9 Power-Supply Rejection (see Note 9)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
V
DD1
Supply-voltage rejection ratio, ADC channel, DAV
DD
fI = 0 to fs/2 73
V
DD2
Supply-voltage rejection ratio, DAC channel, DAV
DD
fI = 0 to fs/2 76
V
DD3
Supply-voltage rejection ratio, ADC channel, DV
DD
fI = 0 to fs/2 86
dB
V
DD4
Supply-voltage rejection ratio, DAC channel, DV
DD
fI = 0 to 30 kHz 95
NOTE 9: Power supply rejection measurements are made with both the ADC and the DAC channels idle and a 200 mV peak-to-peak signal
applied to the appropriate supply .
5.3.10 Power-Supply
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
IDD (analog)
Codec power supply current, analog (including hybrid and
drivers)
Operating 25 mA
IDD (digital ) Codec power supply current, digital Operating 5 mA
5–5
PARAMETER UNITMAXTYPMINTEST CONDITIONS
IDD (monitor) Power supply current, 8 Ω monitor speaker driver (5 V) Operating 135 315 mA
IDD (monitor) Power supply current, 8 Ω monitor speaker driver (3.3 V) Operating 240 mA
5.3.11 Flash Write Enable Circuit
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
V
OH(FLSH_OUT)
Output high-level voltage (5 V supply), FLSH_OUT FLSH_IN low 4.5 5 5.5 V
V
OH(FLSH_OUT)
Output high-level voltage (3.3 V supply), FLSH_OUT FLSH_IN low 2.8 3.3 3.8 V
V
OL(FLSH_OUT)
Output low-level voltage, FLSH_OUT FLSH_IN high 0 1.5 V
I
O(FLSH_OUT)
Output current (5 V supply), FLSH_OUT FLSH_IN low 40 45 mA
I
O(FLSH_OUT)
Output current (3.3 V supply), FLSH_OUT FLSH_IN low 25 mA
5.4 Timing Characteristics (see Parameter Measurement Information)
5.4.1 Timing Requirements
PARAMETER MIN TYP MAX UNIT
t
d1
Delay time, DT_SCLK↑ to DT_FS↓ 0 ns
t
su1
Setup time, DT_DIN, before DT_SCLK low 25 ns
t
h1
Hold time, DT_DIN, after DT_SCLK high 20 ns
t
d3
Delay time, DT_MCLK↓ to DT_SCLK↑ 50 ns
t
wH
Pulse duration, DT_MCLK high 32 ns
t
wL
Pulse duration, DT_MCLK low 20 ns
5.4.2 Switching Characteristics
PARAMETER TEST CONDITIONS MIN TYP MAX
UNIT
t
d2
Delay time, DT_SCLK↑ to DT_DOUT 20
t
en1
Enable time, FS↓ to DT_DOUT
CL = 20 pF
25
ns
t
dis1
Disable time, FS↑ to DT_DOUT Hi-Z 20
T
PW
Reset pulse width 10MCLK ns
5.5 Parameter Measurement Information
5–6
t
wH
t
d3
t
wL
t
d1
t
d2
t
en1
t
dis1
D15 D14
D15 D14
t
su1
t
h1
DT_MCLK
DT_SCLK
DT_FS
DT_DOUT
DT_DIN
Figure 5–1. Serial Communication Timing
–40
0.8 1.6 2.4 3.2 4 4.8
–20
0
5.6 6.4 7.2
–60
–100
– 120
–80
fI – Input Frequency – kHz
Attenuation – dB
Figure 5–2. ADC Decimation Filter Response
5–7
0.6
0.4 0.8 1.2 1.6 2 2.4
0.8
2.8 3.2
0.4
–0.4
–0.6
–0.2
fI – Input Frequency – kHz
Attenuation – dB
0.2
0
–0.8
Figure 5–3. ADC Decimation Filter Passband Ripple
–40
0.8 1.6 2.4 3.2 4 4.8
–20
0
5.6 6.4 7.2
–60
–100
– 120
–80
fI – Input Frequency – kHz
Attenuation – dB
Figure 5–4. DAC Interpolation Filter Response
5–8
0.6
0.4 0.8 1.2 1.6 2 2.4
0.8
2.8 3.2
0.4
–0.4
–0.6
–0.2
fI – Input Frequency – kHz
Attenuation – dB
0.2
0
–0.8
Figure 5–5. DAC Interpolation Filter Passband Ripple
6–1
6 Application Information
Data
Channel
Serial
Port
Data Channel
Codec
H
Y
B
R
I
D
A
M
P
DRVR
Flash
Write
Enable
Control
Logic
SPKR
AT41
POTS
Matching
Network
Figure 6–1. Functional Block of a Typical Application
6–2
+
–
DTRX_FB
DTRXM
DTRXP
+
–
16-Bit
ADC
Data (Hybrid)
2.5 V/1.5 V
Data_In PGA
0/6/12/18 dB Gain
with Mute
+
–
Data (Hybrid)
DTTX_OUTP
DT_REF
DTTX_INM
2.5 V/1.5 V
+
–
2.5 V/1.5 V
16-Bit
DAC
DT_BUFP
+
–
+
–
0/-6/-12/-18 dB or Mute
600-Ω Data_Out PGA
8-Ω Speaker Buffer
0 dB or Mute
MonOut PGA
0/3/6/9/12 dB Gain
with Mute
MONOUTP
MONOUTM
2.5 V/1.5 V
M
U
X
+
–
DTTX_INP
DTTX_OUTM
+
–
DT_BUFM
{
Primary
Line
{
{
{
{
{
{
{
{
{
{
{
{
T1
AT41
{
{
{
†
Required to meet communication standards
Figure 6–2. Differential Configuration Typical Application
6–3
+
–
DTRX_FB
DTRXM
DTRXP
+
–
16-Bit
ADC
Data (Hybrid)
2.5 V/1.5 V
Data_In PGA
0/6/12/18 dB Gain
with Mute
+
–
Data (Hybrid)
DTTX_OUTP
DT_REF
DTTX_INM
2.5 V/1.5 V
+
–
2.5 V/1.5 V
16-Bit
DAC
DT_BUFP(NC)
+
–
+
–
0/-6/-12/-18 dB or Mute
600-Ω Data_Out PGA
8-Ω Speaker Buffer
0 dB or Mute
Mon_Out PGA
0/3/6/9/12 dB Gain
with Mute
MONOUTP
MONOUTM
2.5 V/1.5 V
M
U
X
+
–
DTTX_INP
DTTX_OUTM
+
–
DT_BUFM
{
Primary
Line
{
{
{
{
{
{
{
T1
AT41
{
{
†
Required to meet communication standards
Figure 6–3. Single-Ended Configuration Typical Application
6–4
A–1
Appendix A
Programmable Register Set
Bits D12–D8 in a secondary serial communication comprise the address of the register that is written with data carried
in bits D7–D0. D13 determines a read or write cycle to the addressed register. When low (0), a write cycle is selected.
The following table shows the register map.
T able A–1. Register Map
REGISTER NO. D15 D14 D13 D12 D11 D10 D9 D8 REGISTER NAME
1 0 0 R/W 0 0 0 0 1 Control 1
2 0 0 R/W 0 0 0 1 0 Control 2
Table A–2. Control Register 1
D7 D6 D5 D4 D3 D2 D1 D0 DESCRIPTION
1 Software reset asserted
0 Software reset not asserted
1 S/W power down enabled
0 S/W power down disabled
1 Digital loopback asserted
0 Digital loopback not asserted
1 Analog loopback asserted
0 Analog loopback not asserted
1 Select data_in PGA for monitor amp input
0 Select DAC output for monitor amp input
1 0 1 Monitor amp PGA gain = 12 dB
1 0 0 Monitor amp PGA gain = 9 dB
0 1 1 Monitor amp PGA gain = 6 dB
0 1 0 Monitor amp PGA gain = 3 dB
0 0 1 Monitor amp PGA gain = 0 dB
0 0 0 Monitor amp PGA gain = mute
Default value: 00000000
A–2
Table A–3. Control Register 2
D7 D6 D5 D4 D3 D2 D1 D0 DESCRIPTION
1 0 0 Data in (DTRX) PGA gain = mute
0 1 1 Data in (DTRX) PGA gain = 18 dB
0 1 0 Data in (DTRX) PGA gain = 12 dB
0 0 1 Data in (DTRX) PGA gain = 6 dB
0 0 0 Data in (DTRX) PGA gain = 0 dB
1 0 0 DAC data out PGA gain = mute
0 1 1 DAC data out PGA gain = –18 dB
0 1 0 DAC data out PGA gain = –12 dB
0 0 1 DAC data out PGA gain = –6 dB
0 0 0 DAC data out PGA gain = 0 dB
1 8 Ω monitor speaker driver gain = 0 dB
0 8 Ω monitor speaker driver gain = mute
X ADC overflow indicator: ← 1 = overflow
Default value: 00000000
IMPORTANT NOTICE
T exas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERT AIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICA TIONS IS UNDERSTOOD T O
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright 1999, Texas Instruments Incorporated
Loading...