The Texas Instruments' LSF-EVM aids in the evaluation of the operation and performance of the LSF
family of auto-bidirectional multi-voltage level translators. The LSF family of devices are level translators
that support a voltage range of 0.95 V to 5.5 V and provide multi-voltage bidirectional translation without
the need for a direction pin.
The LSF-EVM comes populated with the LSF0108PWR device and has landing patterns that are
compatible with the LSF0101DRYR, LSF0102DCTR, and LSF0204PWR devices.
The LSF-EVM is optimized for high-speed translation by reducing reflections for data rates greater than
100 MHz. Additionally, the design of the board enables simple evaluation as multiple connection interfaces
are available and pullups are populated which is easily connected or disconnected by using shunt
jumpers.
2Hardware Description
2.1Board View and Supported Devices
The LSF-EVM comes populated with the LSF0108 device in the PW (TSSOP) package; however, this
EVM can evaluate additional devices as well. Figure 1 shows the EVM populated with the LSF0108PWR
device, and Table 1 lists all of the part numbers and packages that are compatible with the LSF-EVM.
www.ti.com
Figure 1. LSF-EVM With LSF0108PW Populated
Table 1. Compatible Parts and Packages for LSF-EVM
Part NumberPackages
LSF0101DRYRSON (DRY) - See Figure 2 for device pad location
LSF0102DCTRSSOP (DCT) - See Figure 3 for device pad location
LSF0204PWRTSSOP (PW) - See Figure 4 for device pad location
LSF0204DPWRTSSOP (PW) - See Figure 4 for device pad location
NOTE: The location of pin 1 of the LSF0204 and LSF0204D is not the same as the LSF0108 which
comes pre-populated on the board. Please note the location of the LSF0204 device in
Figure 4 carefully, as pin 1 of the LSF0204 is located on the LSF0108 pin 2 landing pad.
2.2Board Overview
Figure 5 shows an overview of the LSF-EVM. The main features, such as connectors, pullups, and
headers are highlighted. A more detailed description of the board is given in Section 2.3, and a schematic
is provided in the Section 4.2 section.
Figure 3. LSF-EVM With LSF0102
Populated
Figure 4. LSF-EVM With LSF0204
Populated
NOTE: Two sections of the board are labeled as LSF0204*. The LSF0204 has a different pinout,
and additional jumpers are required for proper operation. See Section 3.2 for additional
information regarding evaluation of the LSF0204 and LSF0204D devices.
This section describes the components on the LSF-EVM to aid in configuration of the EVM prior to
evaluation of the selected LSF device.
2.3.1J1, J2 - A Supply (Vref_A), B Supply (V_PU)
These jumpers provide connections for the A side and B side supplies for the LSF device. The grounds of
each jumper are shorted, with two positions provided for convenience. Be sure that the two supplies share
the same ground.
Refer to Table 2 for allowable supply voltages.
Table 2. Allowable Operating Voltages
PARAMETERMINMAXUNIT
V_PUPullup supply voltageVref_A + 0.855.5V
Vref_AA side reference voltage0.955.5V
V
I(EN)
2.3.2J3, J4 - A Side and B Side Pullup Headers
These jumpers are provided to be able to quickly connect or disconnect the pullup resistors connected to
the A side supply (Vref_A) or the B side supply (V_PU). Additionally for multi-supply voltage level
translation, a separate supply voltage could be connected to the side of the header that is directly
connected to the resistor. See Figure 6 for an example of this additional supply.
Enable pin input voltageVref_A + 0.855.5V
www.ti.com
Figure 6. Jumper and Supply Connections for Multi-Voltage Level Translation (Zoom for High Resolution)
The pullup resistors that come populated on the board are 310 Ω.
The pullup resistor must be selected to limit the current through the pass transistor to 64 mA maximum.
To ensure a pass voltage of 260 mV to 350 mV, the pullup resistor should be sized to limit the current
through the pass transistor to 15 mA, see Figure 7. To set the current through each pass transistor at 15
mA, calculate the pullup resistor value using Equation 1:
Table 3 summarizes resistor values, reference voltages, and currents at 15 mA, 10 mA, and 3 mA. The
resistor value shown in the +10% column (or a larger value) must be used to ensure that the pass voltage
of the transistor is 350 mV or less.
Hardware Description
Figure 7. LSF Pass Transistor LOW-State Operation
Rpu = (Vpu – 0.35 V) / 0.015 A(1)
Table 3. Pullup Resistor Values
V
PU
5 V
3.3 V1972172953259831082
2.5 V143158215237717788
1.8 V97106145160483532
1.5 V7785115127383422
1.2 V57638594283312
(1)
Calculated for VOL= 0.35 V
(2)
Assumes output driver VOL= 0.175 V at stated current
(3)
+10% to compensate for VDDrange and resistor tolerance
Connectors J5 and J6 are provided for channel 1 of the device to enable optimal conditions for high-speed
operation of the LSF devices. J7 and J8 are spaces left for additional edge-mount connectors to connect
channel 2. See Section 4.3 for orderable part numbers.
For input signals that are being driven by a 50-Ω source, TI recommends to have a 50-Ω termination
either at the device, see Figure 8.
2.3.4J9, J10 - Channel 3-8 Header Connectors
Connectors J9 and J10 are provided for channels 3-8 of the device to enable the remaining connections
for the LSF0108 device. Each output has a corresponding ground connection to enable measurement of
the output using a differential probe for optimal signal integrity.
(1)(2)
(3)
(Ω)NOMINAL (Ω)+10%
(3)
(Ω)
2.3.5J11, J12 - Additional Headers for LSF0204 and LSF0204D Operation
J11 and J12 are provided as connectors for use when the LSF0204 device is populated. See Section 3.2
for additional information.