
User's Guide
SNLU237–September 2018
DP83869EVM User's Guide
This User’s Guide discusses how to properly operate and configure the DP83869EVM. For best layout
practices, schematic files, and Bill of Materials, see the associated support documents.
SNLU237–September 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
DP83869EVM User's Guide
1

www.ti.com
Contents
1 Definitions .................................................................................................................... 3
2 Introduction ................................................................................................................... 4
3 Board Setup Details ......................................................................................................... 9
4 Configuration Options ..................................................................................................... 11
5 Schematics.................................................................................................................. 18
List of Figures
1 DP83869EVM – Top Side.................................................................................................. 5
2 DP83869EVM – Bottom Side ............................................................................................. 6
3 Onboard Power Supply Connection ...................................................................................... 7
4 Jumper Placements for Onboard Power ................................................................................. 7
5 DP83869EVM Block Diagram.............................................................................................. 9
6 EVM Strap Jumpers ....................................................................................................... 11
7 Onboard Clock.............................................................................................................. 15
8 External Clock Input ....................................................................................................... 15
9 Schematic Page 1 ......................................................................................................... 18
10 Schematic Page 2.......................................................................................................... 19
11 Schematic Page 3.......................................................................................................... 20
12 Schematic Page 4.......................................................................................................... 21
13 Schematic Page 5.......................................................................................................... 22
14 Schematic Page 6.......................................................................................................... 23
1 Terminology .................................................................................................................. 3
2 EVM Applications .......................................................................................................... 10
3 4 Level Straps .............................................................................................................. 11
4 2 Level Straps .............................................................................................................. 11
5 PHY Strap Table ........................................................................................................... 12
6 Functional Mode Strap Table............................................................................................. 12
7 Copper Ethernet Strap Table............................................................................................. 12
8 1000Base-X Strap Table .................................................................................................. 13
9 100Base-X Strap Table.................................................................................................... 13
10 Bridge Mode Strap Table.................................................................................................. 13
11 100M Media Convertor Strap Table ..................................................................................... 13
12 1000M Media Strap Table ................................................................................................ 14
13 4-Pin Dip Switch Modes ................................................................................................... 15
Trademarks
All trademarks are the property of their respective owners.
List of Tables
2
DP83869EVM User's Guide
Copyright © 2018, Texas Instruments Incorporated
SNLU237–September 2018
Submit Documentation Feedback

www.ti.com
1 Definitions
PHY Physical Layer Transceiver
MAC Media Access Controller
SMI Serial Management Interface
MDIO Management Data I/O
MDC Management Data Clock
MII Media Independent Interface
RMII Reduced Media Independent Interface
RGMII Reduced Gigabit Media Independent Interface
SGMII Serial Gigabit Media Independent Interface
VDDA Analog Core Supply Rail
VDDIO Digital Supply Rail
PD Pulldown
PU Pullup
Definitions
Table 1. Terminology
ACRONYM DEFINITION
SNLU237–September 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
DP83869EVM User's Guide
3

Introduction
2 Introduction
The DP83869 is a low power, fully-featured Physical Layer transceiver with integrated PMD sublayers to
support 10BASE-Te, 100BASE-TX, and 1000BASE-T Ethernet protocols. It also supports Fiber protocols
1000BASE-X and 100BASE-FX. Optimized for ESD protection, the DP83869 exceeds 8-kV IEC 61000-4-2
(direct contact). This device interfaces to the MAC layer through Reduced GMII (RGMII) and SGMII.
Integrated Termination Impedance on RGMII helps reduce system BOM. The DP83869EVM will
demonstrate all features of DP83869. The EVM will support Copper Ethernet protocols like 10BASE-Te,
100BASE-TX, and 1000BASE-T. It also supports Fiber protocols 1000BASE-X and 100BASE-FX. The
EVM has connections to use the DP83869 MAC Inerface in RGMII and SGMII mode. The EVM will also
be optimized to demonstrate the robust EMI. EMC, and ESD performance of the DP83869 device.
2.1 Key Features
• Multiple Operating Modes
– Media Support: Copper and Fiber
– Media Conversion: Copper to Fiber
– Bridge Conversion: RGMII to SGMII, SGMII to RGMII
• RGMII and SGMII MAC Interfaces
• 1000Base-X, 100Base-T, 100Base-TX, 10Base-Te
• USB-2-MDIO Support Through Onboard MSP430 for Easy Register Access
• Onboard LDO and External Power Supply Options
• Status LEDs
– Link
– Activity
– Power
• Bootstraps for Hardware Configuration
www.ti.com
4
DP83869EVM User's Guide
Copyright © 2018, Texas Instruments Incorporated
SNLU237–September 2018
Submit Documentation Feedback

www.ti.com
Introduction
SNLU237–September 2018
Submit Documentation Feedback
Figure 1. DP83869EVM – Top Side
Copyright © 2018, Texas Instruments Incorporated
DP83869EVM User's Guide
5

Introduction
www.ti.com
Figure 2. DP83869EVM – Bottom Side
6
DP83869EVM User's Guide
Copyright © 2018, Texas Instruments Incorporated
SNLU237–September 2018
Submit Documentation Feedback

www.ti.com
2.2 Quick Setup
2.2.1 Onboard Power Supply Operation
The EVM can be supplied power through multiple options. Single-supply operation uses onboard LDOs to
generate the voltages required for operating various sections of the EVM (PHY, MSP430, FO transceiver,
and so forth).
Figure 3. Onboard Power Supply Connection
The EVM can be supplied power by either a J26 barrel jack connector, power-supply turrets, or a USB
• For Barrel Jack and Turret, connect the jumper in the ON position to J22 and the jumper on 5V-LDO to
J34.
• For USB power, connect the Jumper on 5V-USB position to J35. J23 is don’t care.
Introduction
2.2.2 External Power Supply Operation
Figure 4. Jumper Placements for Onboard Power
The jumpers shown in Figure 4 can be used to choose whether a particular voltage rail is supplied through
onboard LDOs or an external power supply. If an external power supply is desired on a voltage rail,
change its respective jumper from position 1-2 (LDO) to 2-3 (External). Then connect the appropriate
voltage on its corresponding pin to the P1 connector. For example, if the VDDA2P5 is to be supplied from
an external supply, then change jumper position of J36 from 1-2 to 2-3. Then connect the 2.5-V external
supply on pins 9-10 on the P1 connector. Note that pin 9 is supply and pin 10 is ground.
2.2.3 Software
The onboard MSP430 comes pre-programmed and ready to use. When using this EVM for the first time
on a Windows 7 (or above) PC, MSP430 drivers and USB2MDIO software utility will have to be installed.
The USB2MDIO software can be used for accessing registers.
2.2.3.1 MSP430 Driver
Install the latest MSP430 drive from this website: http://software-
dl.ti.com/msp430/msp430_public_sw/mcu/msp430/MSP430_FET_Drivers/latest/index_FDS.html.
SNLU237–September 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
DP83869EVM User's Guide
7

Introduction
2.2.3.2 USB-2-MDIO Software
Download the software from http://www.ti.com/tool/usb-2-mdio. The Web page also contains a User’s
Guide for installing and using the software.
The MSP430 is on board the EVM, so it is not required to purchase a separate MSP430 Launchpad kit
and connect to the PHY using wires. The entire EVM can be powered and controlled through a USB
connector. MSP430 and USB2MDIO utility can be used even when power is not supplied through a USB.
In case the onboard MSP430 cannot be used due to some reason, MDIO and MDC pins are also broken
out on the J15 connector. Customers can connect a MSP430 launchpad or their own MDIO-MDC utility on
J15 to access the PHY registers.
www.ti.com
8
DP83869EVM User's Guide
Copyright © 2018, Texas Instruments Incorporated
SNLU237–September 2018
Submit Documentation Feedback