INTEGRATED CIRCUITS
74ALS273
Octal D±type flip±flop
Product specification |
1991 Feb 08 |
IC05 Data Handbook |
|
m n r
Philips Semiconductors |
Product specification |
|
|
|
|
|
|
|
Octal D-type flip-flop |
74ALS273 |
|
|
|
|
|
|
|
FEATURES
•Eight edge-triggered D-type flip-flops
•Buffered common clock
•Buffered asynchronous master reset
•See 74ALS377 for clock enable version
•See 74ALS373 for transparent latch version
•See 74ALS374 for 3-State version
DESCRIPTION
The 74ALS273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered clock (CP) and master reset (MR) inputs load and reset all flip-flops simultaneously.
The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.
All outputs will be forced Low independently of clock or data inputs by a Low voltage level on the MR input.
The device is useful for applications where the true output only is required and the CP and MR are common to all flip-flops.
|
|
TYPICAL |
TYPE |
TYPICAL fMAX |
SUPPLY CURRENT |
|
|
(TOTAL) |
|
|
|
74ALS273 |
95MHz |
16mA |
|
|
|
PIN CONFIGURATION
|
MR |
|
1 |
20 |
VCC |
|
Q0 |
2 |
19 |
Q7 |
|
|
D0 |
3 |
18 |
D7 |
|
|
D1 |
4 |
17 |
D6 |
|
|
Q1 |
5 |
16 |
Q6 |
|
|
Q2 |
6 |
15 |
Q5 |
|
|
D2 |
7 |
14 |
D5 |
|
|
D3 |
8 |
13 |
D4 |
|
|
Q3 |
9 |
12 |
Q4 |
|
GND |
10 |
11 |
CP |
|
|
SF00346 |
|
ORDERING INFORMATION |
|
||
|
|
|
|
|
ORDER CODE |
|
|
|
|
DRAWING |
|
DESCRIPTION |
COMMERCIAL RANGE |
||
NUMBER |
|||
|
VCC = 5V ±10%, |
||
|
Tamb = 0°C to +70°C |
|
|
20-pin plastic DIP |
74ALS273N |
SOT146-1 |
|
|
|
|
|
20-pin plastic SO |
74ALS273D |
SOT163-1 |
|
|
|
|
|
20-pin plastic SSOP |
74ALS273DB |
SOT339-1 |
|
Type II |
|||
|
|
||
|
|
|
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS |
|
|
|
|
|
|
|
|
|
|
|
|
DESCRIPTION |
|
|
74ALS (U.L.) |
|
|
|
|
LOAD VALUE |
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
HIGH/LOW |
|
|
|
|
HIGH/LOW |
|||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
D0 ± D7 |
|
|
|
|
Data inputs |
|
|
|
|
|
|
|
|
|
|
|
1.0/2.0 |
|
|
|
|
|
20μA/0.2mA |
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
|
CP |
|
|
|
|
Clock pulse input (active rising edge) |
|
|
|
|
1.0/1.0 |
|
|
|
|
|
20μA/0.1mA |
||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
Master Reset input (active-Low) |
|
|
|
|
1.0/1.0 |
|
|
|
|
|
20μA/0.1mA |
||||||||||||||
|
MR |
|
|
|
|
|
|
|
|
||||||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
Q0 ± Q7 |
|
|
|
|
3-State outputs |
|
|
|
|
|
|
|
|
|
130/240 |
|
|
|
|
|
2.6mA/24mA |
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||||
NOTE: One (1.0) ALS unit load is defined as: 20μA in the High state and 0.1mA in the Low state. |
|
|
|
|
|
|
|||||||||||||||||||||||||||
LOGIC SYMBOL |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
IEC/IEEE SYMBOL |
|
|
|
|
|
|
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||||||
|
|
|
|
3 |
4 |
7 |
8 |
13 |
14 |
17 |
18 |
|
|
1 |
|
|
|
|
|
|
|
|
|||||||||||
|
|
|
|
|
|
|
R |
|
|
|
|
|
|
||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||||||||||||||||
|
|
|
|
|
|
11 |
|
|
|
|
|
|
|
||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
C1 |
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
D0 |
D1 |
D2 |
D3 |
D4 |
D5 |
D6 |
D7 |
|
|
3 |
|
|
|
|
|
2 |
|
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
11 |
|
|
CP |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
1D |
|
|
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
4 |
|
|
|
5 |
|
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||||||
1 |
|
|
MR |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
7 |
|
|
|
|
|
|
|
6 |
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Q0 |
Q1 |
Q2 |
Q3 |
Q4 |
Q5 |
Q6 |
Q7 |
|
|
8 |
|
|
|
|
|
9 |
|
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||||||||||||
|
|
|
|
|
|
13 |
|
|
|
|
|
|
|
12 |
|
||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
14 |
|
|
|
|
|
|
|
15 |
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
2 |
5 |
6 |
9 |
12 |
15 |
16 |
19 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
17 |
|
|
|
|
|
|
|
16 |
|
||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VCC = Pin 20 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
18 |
|
|
|
|
|
|
19 |
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||||||
GND = Pin 10 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
SF00347 |
|
|
|
|
|
|
|
|
|
|
|
|
SF00348 |
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
1991 Feb 08 |
2 |
853±1398 01670 |
Philips Semiconductors |
Product specification |
|
|
|
|
Octal D-type flip-flop |
74ALS273 |
|
|
|
|
LOGIC DIAGRAM
|
D0 |
D1 |
D2 |
D3 |
D4 |
D5 |
D6 |
D7 |
|
|
3 |
4 |
7 |
8 |
13 |
14 |
17 |
18 |
|
CP |
11 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
D Q |
D Q |
D Q |
D Q |
D Q |
D Q |
D Q |
D Q |
|
|
CP |
CP |
CP |
CP |
CP |
CP |
CP |
CP |
|
|
RD |
RD |
RD |
RD |
RD |
RD |
RD |
RD |
|
MR |
1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2 |
5 |
6 |
9 |
12 |
15 |
16 |
19 |
|
|
Q0 |
Q1 |
Q2 |
Q3 |
Q4 |
Q5 |
Q6 |
Q7 |
VCC = Pin 20 |
|
|
|
|
|
|
|
|
|
GND = Pin 10 |
|
|
|
|
|
|
|
|
SF00349 |
FUNCTION TABLE
|
|
|
|
|
INPUTS |
|
OUTPUTS |
OPERATING MODE |
|
|
|
|
|
|
|
|
|
|
|
|
|
MR |
|
|
CP |
|
Dn |
Qn |
|
|
|
|
|
|
|
|
|
|
|
|
|
L |
|
X |
|
X |
L |
Reset (clear) |
|
|
|
|
|
|
|
|
|
|
|
|
|
H |
|
↑ |
|
h |
H |
Load ª1º |
|
|
|
|
|
|
|
|
|
|
|
|
|
H |
|
↑ |
|
l |
L |
Load ª0º |
|
H |
= |
High-voltage level |
|
|
|
||||
h |
= |
High state must be present one setup time before the Low-to-High clock transition |
|||||||
L |
= |
Low-voltage level |
|
|
|
||||
l |
= |
Low state must be present one setup time before the Low-to-High clock transition |
|||||||
X |
= |
Don't care |
|
|
|
|
|
||
↑ |
= |
Low-to-High clock transition |
|
|
|
ABSOLUTE MAXIMUM RATINGS
(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)
SYMBOL |
PARAMETER |
RATING |
UNIT |
|
|
|
|
VCC |
Supply voltage |
±0.5 to +7.0 |
V |
VIN |
Input voltage |
±0.5 to +7.0 |
V |
IIN |
Input current |
±30 to +5 |
mA |
VOUT |
Voltage applied to output in High output state |
±0.5 to VCC |
V |
IOUT |
Current applied to output in Low output state |
48 |
mA |
Tamb |
Operating free-air temperature range |
0 to +70 |
°C |
Tstg |
Storage temperature range |
±65 to +150 |
°C |
RECOMMENDED OPERATING CONDITIONS
SYMBOL |
PARAMETER |
|
LIMITS |
|
UNIT |
|
|
|
|
||||
MIN |
NOM |
MAX |
||||
|
|
|
||||
|
|
|
|
|
|
|
VCC |
Supply voltage |
4.5 |
5.0 |
5.5 |
V |
|
VIH |
High-level input voltage |
2.0 |
|
|
V |
|
VIL |
Low-level input voltage |
|
|
0.8 |
V |
|
IIK |
Input clamp current |
|
|
±18 |
mA |
|
IOH |
High-level output current |
|
|
±2.6 |
mA |
|
IOL |
Low-level output current |
|
|
24 |
mA |
|
Tamb |
Operating free-air temperature range |
0 |
|
+70 |
°C |
1991 Feb 08 |
3 |