OKI MSM514221B-40ZS, MSM514221B-60JS, MSM514221B-60RS, MSM514221B-40JS, MSM514221B-30RS Datasheet
...
E2L0029-17-Y1
¡ Semiconductor MSM514221B
¡ Semiconductor
This version: Jan. 1998
Previous version: Dec. 1996
MSM514221B
262,263-Word ¥ 4-Bit Field Memory
DESCRIRTION
The OKI MSM514221B is a high performance 1-Mbit, 256K ¥ 4-bit, Field Memory. It is designed
for high-speed serial access applications such as HDTVs, conventional NTSC TVs, VTRs, digital
movies and Multi-media systems. It is a FRAM for wide or low end use as general commodity
TVs and VTRs, exclusively. The MSM514221B is not designed for the other use or high end use
in medical systems, professional graphics systems which require long term picture, and data
storage systems and others. The 1-Mbit capacity fits one field of a conventional NTSC TV screen.
Each of the 4-bit planes has separate serial write and read ports. These employ independent
control clocks to support asynchronous read and write operations. Different clock rates are also
supported that allow alternate data rates between write and read data streams.
The MSM514221B provides high speed FIFO, First-In First-Out, operation without external
refreshing: it refreshes its DRAM storage cells automatically, so that it appears fully static to the
users.
Moreover, fully static type memory cells and decoders for serial access enable refresh free serial
access operation, so that the serial read and/or write control clock can be halted high or low for
any duration as long as the power is on. Internal conflicts of memory access and refreshing
operations are prevented by special arbitration logic.
The MSM514221B's function is simple, and similar to a digital delay device whose delay-bitlength is easily set by reset timing. The delay length, number of read delay clocks between write
and read, is determined by externally controlled write and read reset timings.
Additional SRAM serial registers, or line buffers for the initial access of 256 ¥ 4-bit enable high
speed first-bit-access with no clock delay just after the write or read reset timings.
The MSM514221B is similar in operation and functionality to OKI 2-Mbit Field Memory
MSM518221.
1/15
¡ Semiconductor MSM514221B
FEATURES
• Single power supply: 5 V ±10%
• 512 Rows ¥ 512 Column ¥ 4 bits
• Fast FIFO (First-in First-out)operation
• High speed asynchronous serial access
Read/Write cycle time 30 ns/40 ns/60 ns
Access time 25 ns/30 ns/50 ns
• Functional compatibility with OKI MSM518221
• Self refresh (No refresh control is required)
• Package options:
16-pin 300 mil plastic DIP (DIP16-P-300-2.54-W1) (Product : MSM514221B-xxRS)
26/20-pin 300 mil plastic SOJ (SOJ26/20-P-300-1.27) (Product : MSM514221B-xxJS)
20-pin 400 mil plastic ZIP (ZIP20-P-400-1.27) (Product : MSM514221B-xxZS)
xx indicates speed rank.
PRODUCT FAMILY
Family Cycle Time (Min.)Access Time (Max.) Package
MSM514221B-30RS 30 ns25 ns
MSM514221B-40RS 40 ns30 ns 300 mil 16-pin DIP
MSM514221B-60RS 60 ns50 ns
MSM514221B-30JS 30 ns25 ns
MSM514221B-40JS 40 ns30 ns 300 mil 26/20-pin SOJ
MSM514221B-60JS 60 ns50 ns
MSM514221B-30ZS 30 ns25 ns
MSM514221B-40ZS 40 ns30 ns 400 mil 20-pin ZIP
MSM514221B-60ZS 60 ns50 ns
2/15
¡ Semiconductor MSM514221B
PIN CONFIGURATION (TOP VIEW)
1
WE
SWCK
DIN0
DIN1
DIN2
DIN3
V
2RSTW
3
4
5
6
7
8
SS
16-Pin Plastic DIP
16 V
15 RE
RSTR
14
SRCK
13
D
12
D
11
D
10
D
9
CC
OUT
OUT
OUT
OUT
1
WE 26 V
2
RSTW 25 RE
3
SWCK
4
0
D
IN
5
NC
9
0
1
2
NC
1
10
D
IN
2
D
11
IN
3
D
12
IN
V
13
SS
3
26/20-Pin Plastic SOJ
24
23
22
18
17
16
15
14
CC
RSTR
SRCK
NC
NC
D
OUT
D
OUT
D
OUT
D
OUT
1
SRCK
RE
WE
SWCK
NC
3
5
7
9
2
4
6
8
RSTR
V
CC
RSTW
0
D
IN
NO LEAD
0
1
2
3
NC
11
D
13
1
IN
15
3
D
IN
17
3
D
OUT
19
D
1
OUT
12
14
16
18
20
NC
D
V
D
D
IN
SS
OUT
OUT
2
2
0
Pin Name Function
SWCK Serial Write Clock
SRCK Serial Read Clock
WE Write Enable
RE Read Enable
RSTW Write Reset Clock
RSTR Read Reset Clock
0 - 3 Data Input
D
IN
0 - 3 Data Output
D
OUT
V
CC
V
SS
Power Supply (5 V)
Ground (0 V)
NC No Connection
20-Pin Plastic ZIP
3/15
¡ Semiconductor MSM514221B
BLOCK DIAGRAM
D
(¥ 4)
OUT
Data-Out
Buffer (¥4)
120 Word
Sub-Register (¥ 4)
120 Word
Sub-Register (¥ 4)
Data-In
Buffer (¥ 4)
RE RSTR SRCK
Serial Read Controller
512 Word Serial Read Register (¥ 4)
Read Line Buffer
Low-Half (¥ 4)
256K (¥ 4)
Write Line Buffer
Low-Half (¥ 4)
512 Word Serial Write Register (¥ 4)
Serial Write Controller
Read Line Buffer
High-Half (¥ 4)
256 (¥ 4) 256 (¥ 4)
Memory
Array
256 (¥ 4) 256 (¥ 4)
Write Line Buffer
High-Half (¥ 4)
X
Decoder
Read/Write
and Refresh
Controller
Clock
Oscillator
V
BB
Generator
DIN (¥ 4)
WE RSTW SWCK
4/15
¡ Semiconductor MSM514221B
OPERATION
Write Operation
The write operation is controlled by three clocks, SWCK, RSTW, and WE. Write operation is
accomplished by cycling SWCK, and holding WE high after the write address pointer reset
operation or RSTW.
Each write operation, which begins after RSTW, must contain at least 130 active write cycles, i.e.
SWCK cycles while WE is high. To transfer the last data to the DRAM array, which at that time
is stored in the serial data registers attached to the DRAM array, an RSTW operation is required
after the last SWCK cycle.
Write Reset : RSTW
The first positive transition of SWCK after RSTW becomes high resets the write address counters
to zero. RSTW setup and hold times are referenced to the rising edge of SWCK. Because the write
reset function is solely controlled by the SWCK rising edge after the high level of RSTW, the states
of WE are ignored in the write reset cycle.
Before RSTW may be brought high again for a further reset operation, it must be low for at least
two SWCK cycles.
Data Inputs : DIN0 - 3
Write Clock : SWCK
The SWCK latches the input data on chip when WE is high, and also increments the internal write
address pointer. Data-in setup time tDS, and hold time tDH are referenced to the rising edge of
SWCK.
Write Enable : WE
WE is used for data write enable/disable control. WE high level enables the input, and WE low
level disables the input and holds the internal write address pointer. There are no WE disable
time (low) and WE enable time (high) restrictions, because the MSM514221B is in fully static
operation as long as the power is on. Note that WE setup and hold times are referenced to the
rising edge of SWCK.
5/15
Loading...