National Semiconductor MM54HC14, MM74HC14 Service Manual

MM54HC14/MM74HC14
Hex Inverting Schmitt Trigger

MM54HC14/MM74HC14 Hex Inverting Schmitt Trigger

November 1995

General Description

The MM54HC14/MM74HC14 utilizes advanced silicon-gate
CMOS technology to achieve the low power dissipation and
high noise immunity of standard CMOS, as well as the capa­bility to drive 10 LS-TTL loads.

The 54HC/74HC logic family is functionally and pinout com­patible with the standard 54LS/74LS logic family. All inputs
are protected from damage due to static discharge by inter­nal diode clamps to V

and ground.

CC

Connection and Schematic Diagrams

Dual-In-Line Package

Top View

Order Number MM54HC14 or MM74HC14

Features

Y

Typical propagation delay: 13 ns

Y

Wide power supply range: 2–6V

Y

Low quiescent current: 20 mA maximum (74HC Series)

Y

Low input current: 1 mA maximum

Y

Fanout of 10 LS-TTL loads

Y

Typical hysteresis voltage: 0.9V at V

CC

TL/F/5105– 1

e

4.5V

TL/F/5105– 2

C

1995 National Semiconductor Corporation RRD-B30M115/Printed in U. S. A.

TL/F/5105

Absolute Maximum Ratings (Notes1&2)

If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.

Supply Voltage (V

CC

)

DC Input Voltage (VIN)

DC Output Voltage (V

OUT

)

Clamp Diode Current (IIK,IOK)

DC Output Current, per pin (I

OUT

)

DC VCCor GND Current, per pin (ICC)

Storage Temperature Range (T

STG

b

b

)

b

0.5 toa7.0V

1.5 to V

CC

0.5 to V

CC

g

g

b

g

65§Ctoa150§C

a

1.5V

a

0.5V

20 mA

25 mA

50 mA

Power Dissipation (P

(Note 3) 600 mW
S.O. Package only 500 mW

Lead Temp. (T

Operating Conditions

Supply Voltage (V
DC Input or Output Voltage 0 V

(V

IN,VOUT

Operating Temp. Range (T

MM74HC
MM54HC

DC Electrical Characteristics (Note 4)

e

T

25§C

Symbol Parameter Conditions V

V

T

Positive Going Minimum 2.0V 1.2 1.0 1.0 1.0 V

a

Threshold Voltage 4.5V 2.7 2.0 2.0 2.0 V

6.0V 3.2 3.0 3.0 3.0 V

Maximum 2.0V 1.2 1.5 1.5 1.5 V

4.5V 2.7 3.15 3.15 3.15 V

6.0V 3.2 4.2 4.2 4.2 V

V

T

Negative Going Minimum 2.0V 0.7 0.3 0.3 0.3 V

b

Threshold Voltage 4.5V 1.8 0.9 0.9 0.9 V

6.0V 2.2 1.2 1.2 1.2 V

Maximum 2.0V 0.7 1.0 1.0 1.0 V

4.5V 1.8 2.2 2.2 2.2 V

6.0V 2.2 3.0 3.0 3.0 V

V

H

Hysteresis Voltage Minimum 2.0V 0.5 0.2 0.2 0.2 V

4.5V 0.9 0.4 0.4 0.4 V

6.0V 1.0 0.5 0.5 0.5 V

Maximum 2.0V 0.5 1.0 1.0 1.0 V

4.5V 0.9 1.4 1.4 1.4 V

6.0V 1.0 1.5 1.5 1.5 V

V

OH

Minimum High Level V
Output Voltage

e

V

IN

IL

e

I

20 mA 2.0V 2.0 1.9 1.9 1.9 V

l

l

OUT

4.5V 4.5 4.4 4.4 4.4 V

6.0V 6.0 5.9 5.9 5.9 V

e

V

V

IN

IL

e

I

4.0 mA 4.5V 4.2 3.98 3.84 3.7 V

l

l

OUT

e

I

5.2 mA 6.0V 5.7 5.48 5.34 5.2 V

l

l

OUT

V

OL

Maximum Low Level V
Output Voltage

e

V

IN

IH

e

I

20 mA 2.0V 0 0.1 0.1 0.1 V

l

l

OUT

4.5V 0 0.1 0.1 0.1 V

6.0V 0 0.1 0.1 0.1 V

e

V

V

IN

IH

e

I

4.0 mA 4.5V 0.2 0.26 0.33 0.4 V

l

l

OUT

e

I

5.2 mA 6.0V 0.2 0.26 0.33 0.4 V

l

l

OUT

I

IN

I

CC

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating Ð plastic ‘‘N’’ package:

Note 4: For a power supply of 5V

designing with this supply. Worst case V
I

Maximum Input V
Current

Maximum Quiescent V
Supply Current I

, and IOZ) occur for CMOS at the higher voltage and so the 6.0V values should be used.

CC

e

VCCor GND 6.0V

IN

e

VCCor GND 6.0V 2.0 20 40 m A

IN

e

0 mA

OUT

g

10% the worst case output voltages (VOH, and VOL) occur for HC at 4.5V. Thus the 4.5V values should be used when

and VILoccur at V

IH

e

5.5V and 4.5V respectively. (The VIHvalue at 5.5V is 3.85V.) The worst case leakage current (IIN,

CC

A

CC

Typ Guaranteed Limits

g

0.1

b

12 mW/§C from 65§Cto85§C; ceramic ‘‘J’’ package:b12 mW/§C from 100§Cto125§C.

2

)

D

) (Soldering 10 seconds) 260§C

L

Min Max Units

)26V

CC

a

a

eb

55 to 125§C

g

1.0 mA

CC

85

125

)

)

A

74HC 54HC

eb

T

40 to 85§CT

A

g

1.0

b

40

b

55

A

V

C

§

C

§

Units

AC Electrical Characteristics V

CC

5V, T

e

A

25§C, C

e

L

15 pF, t

e

e

t

6ns

r

f

e

Symbol Parameter Conditions Typ Guaranteed Limit Units

t

PHL,tPLH

Maximum Propagation Delay 12 22 ns

AC Electrical Characteristics V

e

2.0V to 6.0V, C

CC

Symbol Parameter Conditions V

t

PHL,tPLH

t

TLH,tTHL

C

PD

C

IN

Note 5: CPDdetermines the no load dynamic power consumption, P
CPDVCCfaICC.

Maximum Propagation 2.0V 60 125 156 188 ns
Delay 4.5V 13 25 31 38 ns

Maximum Output Rise 2.0V 30 75 95 110 ns
and Fall Time 4.5V 8 15 19 22 ns

Power Dissipation (per gate) 27 pF
Capacitance (Note 5)

Maximum Input Capacitance 5 10 10 10 pF

Typical Performance Characteristics

Input Threshold, V
vs Power Supply Voltage

,V

,

a

b

T

T

CC

e

L

e

T

25§C

A

50 pF, t

e

e

t

6 ns (unless otherwise specified)

r

f

74HC 54HC

eb

T

40 to 85§CT

A

eb

A

55 to 125§C

Units

Typ Guaranteed Limits

6.0V 11 21 26 32 ns

6.0V 7 13 16 19 ns

e

D

2

CPDV

faICCVCC, and the no load dynamic current consumption, I

CC

S

Propagation Delay vs
Power Supply

e

Typical Applications

Low Power Oscillator

V

a

T

&

RC ln

t

1

V

b

T

b

V

V

CC

&

RC ln

t

2

&

f

Note: The equations assume t

RC ln

b

V

V

CC

1

(V

V

a

T

CC

V

(V

b

T

CC

b

T

a

T

b

V

b

V

1

TL/F/5105– 5

)

b

T

)

a

T

ll

a

t

t

2

pd0

TL/F/5105– 3

a

t

pd1

TL/F/5105– 4

TL/F/5105– 6

3

Physical Dimensions inches (millimeters)

Order Number MM54HC14J or MM74HC14J

Dual-In-Line Package (J)

NS Package J14A

MM54HC14/MM74HC14 Hex Inverting Schmitt Trigger

Dual-In-Line Package (N)

Order Number MM74HC14N

LIFE SUPPORT POLICY

NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant support device or system whose failure to perform can
into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life
failure to perform, when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can effectiveness.
be reasonably expected to result in a significant injury
to the user.

NS Package N14A

National Semiconductor National Semiconductor National Semiconductor National Semiconductor
Corporation Europe Hong Kong Ltd. Japan Ltd.

1111 West Bardin Road Fax: (
Arlington, TX 76017 Email: [e-mail] Ocean Centre, 5 Canton Rd. Fax: [phone]
Tel: [phone] Deutsch Tel: (
Fax: [phone] English Tel: (

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

Fran3ais Tel: (
Italiano Tel: (

a

49) 0-180-530 85 86 13th Floor, Straight Block, Tel: [phone]

a

49) 0-180-530 85 85 Tsimshatsui, Kowloon

a

49) 0-180-532 78 32 Hong Kong

a

49) 0-180-532 93 58 Tel: [phone]

a

49) 0-180-534 16 80 Fax: [phone]