MSI MS-6700 Schematics
8
7
6
5
4
3
2
1
Cover Sheet
Block Diagram
D D
MAIN CLOCK GEN & DDR CLOCK BUFFER
mPGA478-B INTEL CPU Sockets
MS6700
VERSION:100
SIS 648 CHIPSET
Willamette/Northwood 478pin mPGA-B Processor Schematics
SIS 648 NORTH BRIDGE
DDR SLOT
DDR TERMINATOR
SIS 963 SOUTH BRIDGE
AGP SLOT
CPU:
C C
Willamette/Northwood mPGA-478B Processor
PCI SLOTS
LAN CONTROLLER
System Brookdale Chipset:
SIS 648 (North Bridge)+963/963L (South Bridge)
RJ45 CONNECTOR
IDE CONNECTOR
USB CONNECTOR
On Board Chipset:
LPC Super I/O -- W83697HF
REALTEK 1394 PHY
AC'97 CODEC
AUDIO CONNECTOR
6 CHANNEL & FAN
1
2
3
4 - 5
6 - 9
10
11
12 - 14
15
16
17
18
19
20
21
22
23
B B
Expansion Slots:
AGP2.0 SLOT * 1
PCI2.2 SLOT* 3
LPC I/O(W83697HF)
PARALLEL & SERIAL PORT
VRM 9.X
ACPI CONTROLLER
ATX POWER CON
FRONT PANEL
IEEE 1394
Decoupling Capacitor
A A
MICRO-STAR INT'L CO.,LTD.
Title
COVER PAGE
Size Document Number Rev
MS-6700 100
8
7
6
5
4
3
Date: Sheet of
2
24
25
26
27
28
29
30
31
1 30Monday, August 18, 2003
1
5
4
3
2
1
System Block Diagram
D D
GPIO_0
GPIO_1
GPIO_2
SOCKET 478
GPIO_3 EXTSMI#
GPIO_4 Pull-Down
GPIO_5 PREQ#5(Pull-Up)
GPIO_6
GPI_7 RESUME
Host Bus
Support Dual Monitor
VGA
1.5 V ONLY
C C
Support Max to six-PCI Devices
Lan
IDE 1
B B
IDE 2
PCI SLOT 3 PCI SLOT 2 PCI SLOT 1
KEYBOARD
/MOUSE
RTL8801B
IEEE 1394A
PS/2
AGP SLOT
SIS 648
HYPERZIP
SIS 963
LPC BUS
DDR SDRAM
DDR1 DDR2 RTT
AC'97
AUDIO CODEC
USB 0
USB 1
USB 2 USB 3
USB 5
ANALOG IN
ANALOG OUT
6 CHANNEL
USB 4
GPI_8 RING
GPI_9
GPI_10
GPIO_11
GPIO_13
GPIO_14
GPIO_15
GPIO_16
GPIO_17
GPIO_18
GPIO_19
GPIO_20
GPIO Table on SIS963
I/O
MAIN
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I
I RESERVED
I RESERVED
I/O RESUME
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
Pull-Down
MAIN
Pull-Down
THERM#
MAIN
MAIN
MAIN
MAIN
PGNT#5(Pull-Up)
MAIN
LAN_WAKE#
RESUME
RESUME
RESUME
RESERVED
Pull-DownGPIO_12 I/O RESUME
Flash Rom protection H: Disable, L: Enable
RESUME
Pull-Down
RESUME
KBDAT
RESUME
KBCLK
RESUME
MSDAT
RESUME
MSCLK
RESUME
SMBCLK
RESUME
SMBDAT
RESUME
1394_1
1394_2
1394_3
A A
5
FAN1 FAN2 FAN3
LEGACY
ROM
FAN CONTROL
H/W MONITOR
LPC SUPER I/O
GPIOS IR/CIR GAME/MIDI COM PRINTE R FLOPPY
4
MICRO-STAR INT'L CO.,LTD.
Title
System Block Diagram
Size Document Number Rev
MS-6700 100
3
2
Date: Sheet of
1
2 30Monday, August 18, 2003
5
VCC3
4
3
2
1
Main Clock Generato r
C229
4.7U/0805
VCC3
D D
CB86
CB77
0.1u
VCC3 VCC3
R239
C189
10p
10K
Q30
VCCM
C C
NPN-MBT3904LT1-S-SOT23
VCCP
R237
10K
D15
AC
X_1N4148-S-LL34-75V
B B
0.1u
CB48
0.1u
CB75
0.1u
R238
10K
Q29
NPN-MBT3904LT1-S-SOT23
C42
4.7U/0805
CB87
0.1u
CB74
0.1u
R229
CB54
0.1u
0.1u
CB83
VCC3
CB90
0.1u
0.1u
CB70
CB53
0.1u
CB88
0.1u
475
CB73
102P
U15
RTM360-648R
1
VDDREF
11
VDDZ
13
VDDPCI
19
VDDPCI
28
VDD48
29
VDDAGP
42
VDDCPU
48
VDDSD
12
PCI_STOP#
45
CPU_STOP#
5
VSSREF
8
VSSZ
18
VSSPCI
24
VSSPCI
25
VSS48
32
VSSAGP
41
VSSCPU
46
VSSSD
33
PD#/VTT_PWRGD
38
IREF
36
VDDA
37
VSSA
C211
12p
XIN
6
Y1
14M-16pf-HC49S-D
CPUCLK0
CPUCLK#0
CPUCLK1
CPUCLK#1
SDCLK
AGPCLK0
AGPCLK1
ZCLK0
ZCLK1
PCICLK_F0/FS3
PCICLK_F1/FS4
PCICLK0
PCICLK1
PCICLK2
PCICLK3
PCICLK4
PCICLK5
REF0/FS0
REF1/FS1
REF2/FS2
48M
24_48M/MULTISEL
SCLK
SDATA
XOUT
7
C201
12p
40
39
44
43
47
31
30
9
10
FS3
14
FS4
15
MODE0
16
17
20
21
22
23
2
FS0 REFCLK1
FS1
3
FS2
4
27
26
MULTISEL
35
34
R244
R247
R245 33
R246
SDCLK
R240 33
R241
R263
R264 22
RN53 8P4R-33
R265
R266
RN54 8P4R-33
MODE1
R230
R243
7 8
5 6
3 4
1 2
7 8
5 6
3 4
1 2
33
33
33
33
22
PCICLK3
33
PCICLK4
33
22
22
VCC3
CPUCLK1
CPUCLK-1
CPUCLK0
CPUCLK-0
AGPCLK0
AGPCLK1
ZCLK0
ZCLK1
96XPCLK
SIOPCLK
PCICLK1
PCICLK2
UCLK48M
SIO48M
SMBCLK
SMBDAT
APICCLK
REFCLK2
CPUCLK1 (6)
CPUCLK-1 (6)
CPUCLK0 (4)
CPUCLK-0 (4)
AGPCLK0 (6)
AGPCLK1 (14)
ZCLK0 (8)
ZCLK1 (11)
96XPCLK (11)
SIOPCLK (23)
PCICLK1 (15)
PCICLK2 (15)
PCICLK3 (15)
PCICLK4 (16)
REFCLK1 (12)
APICCLK (12)
REFCLK2 (20)
UCLK48M (13)
SIO48M (23)
SMBCLK (9,12,26)
SMBDAT (9,12,26)
F0~F4 internal Pull-Down 120K
R278
2.7K
R267 X_2.7K
FS2
0
0
0 133
0
FS4
FS0
FS1FS4
0 100
1
0
0
CPU
100
R268
SDRAM
100
VCC3
CB136
0.1u
EMI
MULTISEL internal Pull-Up 120K
MULTISEL
VCC3
R255 X_4.7K
R277
R242
ZCLK
80
80
X_10K
MODE0:
1 : pin12=PCICLK
0 : pin12=PCI_STOP#
(internal pull-up 120K resistor)
10K
MODE1:
0 : Pin45=CPU_STOP# ,Pin33=PD#/VTT_PWRGD
1 : Pin33=CPU_STOP# ,Pin45=PD#/VTT_PWRGD
(internal pull-up 120K resistor)
BSEL0 (4)
FS2
10K
PCIFS3
AGP
660
330
66
33
MODE0
MODE1
CB137
0.1u
CPUCLK0
CPUCLK-0
CPUCLK1
CPUCLK-1
SDCLK
AGPCLK0
AGPCLK1
ZCLK0
ZCLK1
PCICLK2
PCICLK1
SIOPCLK
96XPCLK
PCICLK4
PCICLK3
REFCLK2
APICCLK
REFCLK1
UCLK48M
SIO48M
R232
R233
R234 49.9
R235
C194 10p_0603
C191 10p
C233 10p_0603
CN25
C230 10p_0603
CN26 8P4C_10p1 2
3 4
5 6
7 8
C192 10p
DDRCLK0
DDRCLK1
DDRCLK2
DDRCLK3
DDRCLK8
DDRCLK7
49.9
49.9
49.9
C190 10p_0603
C232 10p_0603
8P4C_10p
1 2
3 4
5 6
7 8
C231 10p_0603
C195 10p
C52 X_10p
C36 X_10p
C44 X_10p
C53 X_10p
C35 X_10p
C33 X_10p
U3
CBVDD
VCCM
A A
5
FWDSDCLKO(7)
CB50
0.1u
SMBCLK
SMBDAT
CB52
0.1u
FWDSDCLKO
3
12
23
10
7
22
8
20
9
18
21
4
RTM680-627
VDD
VDD
VDD
AVDD
SCLK
SDATA
CLK_IN
FB_IN
NC
NC
NC
6
GND
111528
GND
GND
GND
Clock Buffer (DDR)
DDRCLK0
2
CLK0
CLK1
CLK2
CLK3
CLK4
CLK5
CLK#0
CLK#1
CLK#2
CLK#3
CLK#4
CLK#5
FB_OUT
DDRCLK3
4
DDRCLK2
13
17
DDRCLK1
DDRCLK8
24
DDRCLK7
26
DDRCLK-0
1
5
DDRCLK-3
DDRCLK-2
14
DDRCLK-1
16
DDRCLK-8
25
DDRCLK-7
27
19
R65
DDRCLK[0..8]
DDRCLK-[0..8]
VCC3
FB_OUT
10
C38
10p
3
0.1u
CB47
0.1u
CB55
FOR EMI
CB42
0.1u
DDRCLK[0..8] (9)
DDRCLK-[0..8] (9)
CB58
0.1u
2
MICRO-STAR INT'L CO.,LTD.
Title
MAIN CLOCK GEN & BUFFER
Size Document Number Rev
MS-6700 100
Date: Sheet of
DDRCLK-0
DDRCLK-1
DDRCLK-2
DDRCLK-3
DDRCLK-8
DDRCLK-7
1
C51 X_10p
C37 X_10p
C45 X_10p
C54 X_10p
C34 X_10p
C32 X_10p
3 30Monday, August 18, 2003
8
7
6
5
4
3
2
1
CPU GTL REFERNCE VOLTAGE BLOCK
VCCP
Length < 1.5inch.
CPU SIGNAL BLOCK
HDBI#0
HDBI#1
HDBI#2
HDBI#3
ITP_TDI
ITP_TDO
ITP_TMS
ITP_TRST#
ITP_TCK
CPU_TMPA
THERMTRIP#
PROCHOT#
IGNNE#
SMI#
A20M#
CPUSLP#
PWRGD_CPU
CPURST#
HD#63
HD#62
HD#61
HD#60
HD#59
HD#58
HD#57
HD#56
HD#55
HD#54
HA#[3..31](6)
G25
AC3
AF26
AB26
AD2
AD3
AE21
AF24
AF25
AD6
AD5
AB23
AB25
AA24
AA22
AA25
W25
W26
E21
P26
V21
V6
B6
Y4
AA3
W5
AB2
H5
H2
J6
G1
G4
G2
F3
E3
D2
E2
C1
D5
F7
E6
D4
B3
C4
A2
C3
B2
B5
C6
A22
A7
Y21
Y24
Y23
Y26
V24
HA#22
HA#25
HA#23
HA#26
HA#27
HA#28
HA#30
HA#29
HA#31
AB1Y1W2V3U4T5W1R6V2T4U3P6U1T2R3P4P3R2T1N5N4N2M1N1M4M3L2M6L3K1L6K4K2
U2A
A35#
A34#
A33#
A32#
A31#
A30#
A29#
A28#
A27#
D47#
T23
HD#47
D46#
T22
HD#46
D45#
T25
T26
HD#45
D44#
R24
HD#44
HD#43
D43#
R25
HD#42
D42#
P24
HD#41
A26#
D41#
R21
HD#40
DBI0#
DBI1#
DBI2#
DBI3#
IERR#
MCERR#
FERR#
STPCLK#
BINIT#
INIT#
RSP#
DBSY#
DRDY#
TRDY#
ADS#
LOCK#
BNR#
HIT#
HITM#
BPRI#
DEFER#
TDI
TDO
TMS
TRST#
TCK
THERMDA
THERMDC
THERMTRIP#
GND/SKTOCC#
PROCHOT#
IGNNE#
SMI#
A20M#
SLP#
RESERVED0
RESERVED1
RESERVED2
RESERVED3
RESERVED4
RESERVED5
RESERVED6
BSEL0
BSEL1
PWRGOOD
RESET#
D63#
D62#
D61#
D60#
D59#
D58#
D57#
D56#
D55#
D54#
D53#
D52#
V22
U21
HD#53
HD#52
D51#
V25
HD#51
D50#
U23
U24
HD#50
D49#
U26
HD#48
HD#49
D48#
HA#24
A25#
D40#
N25
HD#39
A24#
D39#
N26
HD#38
A23#
D38#
M26
HD#37
HA#21
A22#
D37#
N23
HD#36
HA#20
A21#
D36#
M24
HD#35
HA#19
A20#
D35#
P21
HD#34
HA#18
A19#
D34#
N22
HD#33
HA#17
A18#
D33#
M23
HD#32
HA#16
A17#
D32#
H25
HD#31
HA#15
A16#
D31#
K23
HD#30
HA#14
A15#
D30#
J24
HD#29
HA#13
A14#
D29#
L22
HD#28
HA#12
A13#
D28#
M21
HD#27
HA#11
A12#
D27#
H24
HD#26
HA#10
A11#
D26#
G26
HD#25
HA#9
A10#
D25#
L21
HD#24
HA#8
A9#
D24#
D26
HD#23
HA#7
A8#
D23#
F26
HD#22
HA#6
A7#
D22#
E25
HD#21
HA#5
A6#
D21#
F24
HD#20
HA#4
A5#
D20#
F23
HD#19
A4#
D19#
HA#3
A3#
D18#
G23
HD#18
D17#
E24
HD#17
H22
HD#16
AE25A5A4
DBR#
VCC_SENSE
VSS_SENSE
Differential
Host Data
Strobes
D16#
D15#
D14#
D13#
D12#
D11#
D25
J21
D23
C26
H21
HD#14
HD#15
HD#11
HD#12
HD#13
AD26
AC26
ITP_CLK1
D10#
G22
B25
HD#9
HD#10
ITP_CLK0
D9#
D8#
D7#
C24
C23
HD#8
HD#7
VID4
AE1
B24
HD#6
VID3
AE2
VID4#
D6#
D22
HD#5
VID2
AE3
VID3#
D5#
C21
HD#4
VID1
AE4
VID2#
D4#
A25
HD#3
VID0
AE5
VID1#
VID0#
LINT1/NMI
LINT0/INTR
D3#
D2#
A23
B22
HD#2
HD#1
GTLREF3
GTLREF2
GTLREF1
GTLREF0
BPM5#
BPM4#
BPM3#
BPM2#
BPM1#
BPM0#
REQ4#
REQ3#
REQ2#
REQ1#
REQ0#
TESTHI12
TESTHI11
TESTHI10
TESTHI9
TESTHI8
TESTHI7
TESTHI6
TESTHI5
TESTHI4
TESTHI3
TESTHI2
TESTHI1
TESTHI0
BCLK1#
BCLK0#
RS2#
RS1#
RS0#
AP1#
AP0#
BR0#
COMP1
COMP0
DP3#
DP2#
DP1#
DP0#
ADSTB1#
ADSTB0#
DSTBP3#
DSTBP2#
DSTBP1#
DSTBP0#
DSTBN3#
DSTBN2#
DSTBN1#
DSTBN0#
D1#
D0#
PGA-S478-F02
B21
HD#0
VID[0..4] (25)
AA21
AA6
F20
F6
AB4
AA5
Y6
AC4
AB5
AC6
H3
J3
J4
K5
J1
AD25
A6
Y3
W4
U6
AB22
AA20
AC23
AC24
AC20
AC21
AA2
AD24
AF23
AF22
F4
G5
F1
V5
AC1
H6
P1
L24
L25
K26
K25
J26
R5
L5
W23
P23
J23
F21
W22
R22
K22
E22
E5
D1
GTLREF1
BPM#5
BPM#4
BPM#1
BPM#0
HREQ#4
HREQ#3
HREQ#2
HREQ#1
HREQ#0
R58 56
R54 56
R16 56
R53 56
R15 56
R52 56
RS#2
RS#1
RS#0
BREQ#0
R23 49.9
R64 49.9
VCCP
CPUCLK-0 (3)
CPUCLK0 (3)
RS#[0..2] (6)
BREQ#0 (6)
* Short trace
HADSTB#1 (6)
HADSTB#0 (6)
HDSTB3 (6)
HDSTB2 (6)
HDSTB1 (6)
HDSTB0 (6)
HDSTB#3 (6)
HDSTB#2 (6)
HDSTB#1 (6)
HDSTB#0 (6)
NMI (12)
INTR (12)
HREQ#[0..4] (6)
D D
HDBI#[0..3](6)
FERR#(12)
STPCLK#(12)
HINIT#(12)
HDBSY#(6)
HDRDY#(6)
HTRDY#(6)
HADS#(6)
BSEL0(3)
HD#[0..63](6)
HDEFER#(6)
CPU_TMPA(23)
VTIN_GND(23)
CPUSLP#(12)
FSB
100 MHz
133 MHz
PWRGD_CPU(6)
CPURST#(6)
HLOCK#(6)
HBNR#(6)
HIT#(6)
HITM#(6)
HBPRI#(6)
IGNNE#(12)
SMI#(12)
A20M#(12)
C C
Trace : 10
mil width
10mil
space
BSEL0
0
1
B B
GTLREF1
Every pin put one 220pF cap near it.
Trace Width 15mils, Space 15mils.
Keep the voltage dividers within 1.5 inches of the
first GTLREF Pin
H T CPU DISBALE BLOCK
R527
CPURST#
4.7K
CPU STRAPPING RESISTORS
2/3*Vccp
C24
C23
220p
220p
VCC3
CE
B
CPU ITP BLOCK
ITP_TMS
R17 39
ITP_TDO
R19 75
ITP_TCK
R18 27
CLOSED TO SOCKET478
PROCHOT#
PWRGD_CPU
BREQ#0
CPURST#
THERMTRIP#
BPM#0
BPM#1
BPM#4
BPM#5
ITP_TDI
ITP_TRST#
R11 49.9
R12 49.9
R14 49.9
R13 49.9
CLOSED TO SOCKET478
A A
HINIT#
R22 56
C31
1u
R526
1K
Q52
2N3904S
R21 62
R60 62
R30 49.9
R59 49.9
R33 62
R32 150
R20 680
G
R55
49.9RST
R56
100RST
HA#31
DS
Q51
YFET-NDS7002AS
VCCP
VCCP
VCCP
VCCP
VCCP
MICRO-STAR INT'L CO.,LTD.
Title
mPGA478 CPU-1
Size Document Number Rev
MS-6700 100
8
7
6
5
4
3
Date: Sheet of
2
4 30Monday, August 18, 2003
1
8
7
6
5
4
3
2
1
CPU VOLTAGE BLOCK
VCCP
D D
C C
D10
AA11
AA13
AA15
AA17
AA19
AA23
AA26
AB10
AB12
AB14
AB16
AB18
AB20
AB21
AB24
AC11
AC13
AC15
AC17
AC19
AC2
AC22
AC25
AC5
AC7
AC9
AD1
A10
A12
A14
A16
A18
A20A8AA10
AA12
AA14
AA16
AA18
AA8
AB11
AB13
AB15
AB17
AB19
AB7
AB9
AC10
AC12
AC14
AC16
AC18
AC8
AD11
AD13
AD15
AD17
AD19
AD7
AD9
AE10
AE12
AE14
AE16
AE18
AE20
AE6
AE8
AF11
AF13
AF15
AF17
AF19
AF2
AF21
AF5
AF7
AF9
B11
B13
B15
B17
B19B7B9
C10
C12
C14
C16
C18
C20C8D11
D13
D15
D17
D19D7D9
E10
E12
E14
E16
E18
U2B
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VSS
A11
VSS
A13
VSS
A15
VSS
A17
VSS
A19
VSS
A21
VSS
A24
VSS
A26
VSS
A3
VSS
A9
VSS
AA1
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AA4
VSS
AA7
VSS
AA9
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AB3
VSS
AB6
VSS
AB8
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AD10
AD12
AD14
AD16
AD18
AD21
AD4
AD23
AD8
AE11
AE13
AE15
AE17
AE19
AE22
AE24
AE26
AE7
AE9
AF1
AF10
AF12
AF14
AF16
AF18
AF20
AF6
AF8
B10
B12
B14
B16
B18
B23
B20
B26B4B8
C11
C13
C15
C17C2C19
C22
C25C5C7C9D12
D14
D16
D18
D20
D21D3D24D6D8E1E11
E13
E15
E17
E19
E23
E7E9F10
E4
E26
E20E8F11
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
F12
F14
F16
F18F2F22
F25F5F8
VCC_VID
L8 4.7u-10%
L7 4.7u-10%
AF4
VSS
H26H4J2
AF3
VCC-VID
VSS
VSS
AD20
AE23
VCC-IOPLL
VCC-VIDPRG
VSS
VSS
VSS
VSS
J22
J25J5K21
VCCA
VSSA
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
PGA-S478-F02
AD22
Y5
Y25
Y22
Y2
W6
W3
W24
W21
V4
V26
V23
V1
U5
U25
U22
U2
T6
T3
T24
T21
R4
R26
R23
R1
P5
P25
P22
P2
N6
N3
N24
N21
M5
M25
M22
M2
L4
L26
L23
L1
K6
K3
K24
C30
10u-1206
C29
10u-1206
F13
F15
F17
F19
F9
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VSS
VSS
VSS
VSS
VSS
VSS
VSS
G21G6G24
G3H1H23
VCCP
B B
CPU DECOUPLING CAPACITORS
VCCP
A A
8
CB20
10u-1206
CB21
10u-1206
CB26
10u-1206
CB27
10u-1206
10u-1206
CB31
10u-1206
CB34
10u-1206
CB35
10u-1206
PLACE CAPS WITHIN CPU CAVITY
7
VCCP
CB5
X_10u-1206
CB12
X_10u-1206
CB16
X_10u-1206
CB23
X_10u-1206
CB33
X_10u-1206
CB38
X_10u-1206 CB36
6
VCCP
CB14
X_10u-1206
CB17
X_10u-1206
CB19
X_10u-1206CB30
CB22
X_10u-1206
CB28
X_10u-1206
CB32
X_10u-1206
X_10u-1206
CB37
X_10u-1206
5
MICRO-STAR INT'L CO.,LTD.
Title
mPGA478 CPU-2
Size Document Number Rev
MS-6700 100
4
3
Date: Sheet of
2
5 30Monday, August 18, 2003
1
5
4
3
2
1
AGPST[0..2](14)
NB_VREF
C4XAVSS
C4XAVDD
C1XAVSS
C1XAVDD
D D
CPUCLK1(3)
CPUCLK-1(3)
HDEFER#(4)
CPURST#(4)
PWRGD_CPU(4)
HDRDY#(4)
C C
HADSTB#1(4)
HADSTB#0(4)
CPUCLK1
CPUCLK-1
HLOCK#
HLOCK#(4)
HDEFER#
HTRDY#
HTRDY#(4)
CPURST#
HBPRI#
HBPRI#(4)
BREQ#0
BREQ#0(4)
RS#2
RS#2(4)
RS#1
RS#1(4)
RS#0
RS#0(4)
HADS#
HADS#(4)
HITM#
HITM#(4)
HIT#
HIT#(4)
HDRDY#
HDBSY#
HDBSY#(4)
HBNR#
HBNR#(4)
HREQ#4
HREQ#4(4)
HREQ#3
HREQ#3(4)
HREQ#2
HREQ#2(4)
HREQ#1
HREQ#1(4)
HREQ#0
HREQ#0(4)
HADSTB#1
HADSTB#0
U6A SIS648
AJ31
CPUCLK
AJ33
CPUCLK#
T33
HLOCK#
T35
DEFER#
V32
HTRDY#
B23
CPURST#
F22
CPUPWRGD
R34
BPRI#
U31
BREQ0#
R33
RS#2
T32
RS#1
U35
RS#0
V35
ADS#
R35
HITM#
U34
HIT#
W34
DRDY#
U33
DBSY#
V33
BNR#
W35
HREQ4#
Y33
HREQ3#
W31
HREQ2#
W33
HREQ1#
Y35
HREQ0#
AG31
HASTB1#
AA33
HASTB0#
AL36
AK34
C1XAVSS
AJ36
C1XAVDD
C4XAVSS
AK35
C4XAVDD
AA26
HVREF0
W26
HNCVREF
HNCOMP
HPCOMP
AGPST0
AGPST2
AGPST1
D22
C22
B22B6F7B5Y5W4V2W6V4U2V5U4R2T4R3T5P2R4N2R6L3L4K2L6J2J3K4J4J6H4G3H5F2G4E2G6E3F4D2F5E4B2E6
U26
R26
L20
ST0
HCOMP_P
HCOMP_N
HCOMPVREF_N
ST1
HVREF1
HVREF2
HVREF3
HVREF4
ST2
GAD0
AAD0
GAD1
AAD1
GAD2
AAD2
GAD3
AAD3
GAD4
AAD4
GAD5
AAD5
GAD6
AAD6
GAD7
AAD7
GAD8
AAD8
GAD9
GAD10
AAD9
GAD11
AAD10
GAD12
AAD11
GAD13
AAD12
GAD14
AAD13
AAD14
GAD15
GAD16
AAD15
GAD17
AAD16
GAD18
AAD17
GAD19
AAD18
AAD19
GAD21
GAD20
AAD20
GAD22
AAD21
GAD23
AAD22
GAD24
AAD23
AAD24
GAD25
GAD26
GAD28
GAD27
AAD25
AAD26
AAD27
AAD28
AGP
GAD29
GAD30
AAD29
SIS648-1
HA#31
HA#[3..31](4)
B B
HA#30
HA#29
HA#28
HA#27
HA#26
HA#25
HA#24
HA#23
HA#22
HA#21
HA#20
HA#19
HA#18
HA#17
HA#16
HA#15
HA#14
HA#13
HA#12
HA#11
HA#10
HA#9
HA#8
HA#7
HA#6
HA#5
HA#4
HA#3
AH33
AG33
AJ35
AF32
AJ34
AH32
AG35
AE31
AH35
AF35
AE35
AE33
AE34
AF33
AG34
AC33
AD32
AD33
AC35
AD35
AC31
AC34
AB35
AB32
AB33
AA35
AA31
AA34
HA31#
HA30#
HA29#
HA28#
HA27#
HA26#
HA25#
HA24#
HA23#
HA22#
HA21#
HA20#
HA19#
HA18#
HA17#
HA16#
HA15#
HA14#
HA13#
HA12#
HA11#
HA10#
HA9#
HA8#
HA7#
HA6#
HA5#
Y32
HA4#
HA3#
HD63#
C24
E23
HD62#
B24
HD61#
D23
HD60#
D25
HD59#
F24
HD58#
C26
HOST
HD57#
HD56#
HD55#
HD54#
HD53#
HD52#
HD51#
B25
B26
D27
D26
E27
B27
D28
HD50#
C28
HD49#
B28
HD48#
HD47#
E29
F28
HD46#
B29
HD45#
C30
HD44#
B30
HD43#
HD42#
B31
C32
HD41#
D29
HD40#
C33
HD39#
B33
HD38#
HD37#
B35
D32
HD36#
B34
HD35#
E31
HD34#
D31
HD33#
HD32#
D33
D35
HD31#
G31
HD30#
C35
HD29#
F33
HD28#
HD27#
E33
D34
HD26#
E35
HD25#
F32
HD24#
J34
HD23#
HD22#
G34
H35
HD21#
F35
HD20#
J33
HD19#
J31
HD18#
HD17#
G35
H33
HD16#
J35
HD15#
K32
HD14#
N33
HD13#
HD12#
K33
L31
GAD[0..31] (14) SBA[0..7] (14)
SBA6
SBA4
AAD31
HD10#
K35
SBA7
HD9#
L35
SBA7
HD8#
M35
SBA5
SBA6
HD7#
M33
SBA5
HD6#
P32
SBA3
SBA4
HD5#
P33
SBA2
SBA3
HD4#
L34
SBA1
SBA2
HD3#
N34
SBA0
B3
SBA1
HD2#
N35
SBA0
HD1#
P35
AC/BE3#
AC/BE2#
AC/BE1#
AC/BE0#
AREQ#
AGNT#
AFRAME#
AIRDY#
ATRDY#
ADEVSEL#
ASERR#
ASTOP#
WBF#
AGP8XDET#
ADBIH/PIPE#
ADBIL
SB_STB
SB_STB#
AD_STB0
AD_STB0#
AD_STB1
AD_STB1#
AGPCLK
AGPCOMP_P
AGPCOMP_N
A1XAVDD
A1XAVSS
A4XAVDD
A4XAVSS
AGPVREF
AGPVSSREF
HDSTBN3#
HDSTBN2#
HDSTBN1#
HDSTBN0#
HDSTBP3#
HDSTBP2#
HDSTBP1#
HDSTBP0#
HD0#
DBI3#
DBI2#
F26
B32
E34
APAR
RBF#
DBI1#
R31
DBI0#
GC/BE#3
K5
GC/BE#2
M5
GC/BE#1
P4
U6
GC/BE#0
GREQ#
C6
GGNT#
E8
GFRAME#
N6
M4
GIRDY#
GTRDY#
N4
GDEVSEL#
L2
GSERR#
P5
GSTOP#
M2
GPAR
N3
RBF#
D7
WBF#
B4
8X_DET
C7
DBIH
C4
DBIL
D6
C2
D3
T2
U3
G2
H2
D8
R175 44.2RST
W2
R176 49.9RST
Y2
B8
C8
A7
B7
W3
Y4
HDSTB#3
D24
F30
HDSTB#2
HDSTB#1
G33
HDSTB#0
N31
HDSTB3
E25
D30
HDSTB2
HDSTB1
H32
HDSTB0
M32
A1XAVDD
A1XAVSS
A4XAVDD
A4XAVSS
GREQ# (14)
GGNT# (14)
GFRAME# (14)
GIRDY# (14)
GTRDY# (14)
GDEVSEL# (14)
GSERR# (14)
GSTOP# (14)
GPAR (14)
RBF# (14)
WBF# (14)
8X_DET (14)
DBIH (14)
DBIL (14)
SBSTB
SBSTB#
ADSTB0
ADSTB#0
ADSTB1
ADSTB#1
AGPCLK0 (3)
VREF4X_IN (14)
HDSTB#3 (4)
HDSTB#2 (4)
HDSTB#1 (4)
HDSTB#0 (4)
HDSTB3 (4)
HDSTB2 (4)
HDSTB1 (4)
HDSTB0 (4)
GAD31
AAD30
HD11#
L33
SBA0
SBA1
SBA2
SBA3
SBA4
SBA5
SBA6
SBA7
GC/BE#[0..3] (14)
SBSTB (14)
SBSTB# (14)
ADSTB0 (14)
ADSTB#0 (14)
ADSTB1 (14)
ADSTB#1 (14)
VDDQ
AGP3.0 = 50 ohm
VCC3
L14
CP7
X_COPPER
C1XAVDD
X_80S/0603
CB60
C62
104P
X_103P
C1XAVSS
CP8
L15
X_80S/0603
VCC3 VCC3
X_COPPER
L13
CP6
X_COPPER
X_80
C4XAVDD A4XAVDD
C61
CB59
X_103P
104P
C4XAVSS
CP5
L12
X_COPPER
X_80
Closed to SIS648(U8)
VCC3
L19
X_80S/0603
C105
X_103P
L18
X_80S/0603
L21
X_80
C111
X_103P
L22
X_80
CP13
X_COPPER
A1XAVDDPWRGD_CPU
CB63
104P
A1XAVSS
CP12
X_COPPER
CP16
X_COPPER
CB64
104P
A4XAVSS
CP17
X_COPPER
HD#47
HD#46
HD#45
HD#44
HD#43
HD#41
HD#42
4
HD#40
HD#39
HD#38
HD#36
HD#37
HD#35
HD#34
HD#33
HD#32
HD#31
HD#30
HD#59
HD#63
HD#58
HD#[0..63](4)
A A
5
HD#56
HD#51
HD#52
HD#50
HD#48
HD#49
HD#53
HD#54
HD#60
HD#57
HD#62
HD#61
HD#55
HD#23
HD#29
VCCP VCCP
R127
75RST
R126
150RST
HD#21
C97
X_103P
C95
104P
HD#22
HD#24
HD#26
HD#28
HD#27
HD#20
HD#25
HD#19
HD#18
HD#16
HD#17
C94
X_103P
HD#13
HD#14
HD#15
NB_VREF
HD#12
HD#11
HD#10
HD#9
HD#8
HD#7
HD#6
3
HD#5
HD#4
HD#3
HD#2
HD#1
R122
150RST
R120
75RST
HD#0
HDBI#3
HDBI#2
HNCVREF
HDBI#0
HDBI#1
C90
X_103P
C92
103P
HDBI#[0..3] (4)
VCCP
R118 20RST
R123 113RST
HNCOMP
Rds-on(n) = 10 ohm
HNCVERF = 1/3 VCCP
HPCOMP
Rds-on(p) = 56 ohm
HPCVERF = 2/3 VCCP
2
Title
MICRO-STAR INT'L LO.,LTD.
SIS648-Host & AGP
Size Document Number Rev
Custom
Date: Sheet of
MS-6700
1
6 30Monday, August 18, 2003
100
5
RMD1
RMD5
RMD4
RMD0
RMD3
RMD7
RMD6
D D
RMD2
RMD13
RMD12
RMD9
RMD8
RMD11
RMD10
RMD15
RMD14
RMD21
RMD17
RMD16
RMD20
RMD23
RMD19
RMD22
RMD18
RMD25
RMD29
RMD28
RMD24
RMD27
RMD31
RMD30
RMD26
RMD33
RMD37
RMD36
RMD32
RMD35
C C
RMD39
RMD38
RMD34
RMD41
RMD45
RMD44
RMD40
RMD47
RMD46
RMD43
RMD42
RMD51
RMD50
RMD55
RMD54
RMD52
RMD53
RMD49
RMD48
RMD57
RMD61
RMD56
RMD60
RMD59
RMD58
RMD63
RMD62
RDQS0
RDQS1
B B
RDQS2
RDQS3
RDQS4
RDQS5
RDQS6
RDQS7
RDQM0
RDQM1
RDQM2
RDQM3
RDQM4
RDQM5
RDQM6
RDQM7
1 2
RN5
3 4
5 6
7 8
X_8P4R-10
1 2
RN8
3 4
5 6
X_8P4R-10
7 8
1 2
RN11
3 4
5 6
7 8
X_8P4R-10
RN13
1 2
3 4
5 6
7 8
X_8P4R-10
1 2
RN16
3 4
5 6
7 8
X_8P4R-10
1 2
RN19
3 4
5 6
7 8
X_8P4R-10
1 2
RN21
3 4
5 6
X_8P4R-10
7 8
1 2
RN26
3 4
5 6
7 8
X_8P4R-10
RN30
1 2
3 4
5 6
7 8
X_8P4R-10
1 2
RN32
3 4
5 6
7 8
X_8P4R-10
1 2
RN33
3 4
5 6
7 8
X_8P4R-10
1 2
RN37
3 4
5 6
X_8P4R-10
7 8
1 2
RN41
3 4
5 6
7 8
X_8P4R-10
RN39
1 2
3 4
5 6
7 8
X_8P4R-10
1 2
RN43
3 4
5 6
7 8
X_8P4R-10
1 2
3 4
RN45
5 6
7 8
X_8P4R-10
R31 X_10
R38 X_10
R44 X_10
R51 X_10
R76 X_10
R117 X_10
R140 X_10
R169 X_10
R28 X_10
R41 X_10
R46 X_10
R57 X_10
R80 X_10
R114 X_10
R131 X_10
R167 X_10
RMD1
RMD5
RMD4
RMD0
RMD3
RMD7
RMD6
RMD2
RMD13
RMD12
RMD9
RMD8
RMD11
RMD10
RMD15
RMD14
RMD21
RMD17
RMD16
RMD20
RMD23
RMD19
RMD22
RMD18
RMD25
RMD29
RMD28
RMD24
RMD27
RMD31
RMD30
RMD26
RMD33
RMD37
RMD36
RMD32
RMD35
RMD39
RMD38
RMD34
RMD41
RMD45
RMD44
RMD40
RMD47
RMD46
RMD43
RMD42
RMD51
RMD50
RMD55
RMD54
RMD52
RMD53
RMD49
RMD48
RMD57
RMD61
RMD56
RMD60
RMD59
RMD58
RMD63
RMD62
RDQS0
RDQS1
RDQS2
RDQS3
RDQS4
RDQS5
RDQS6
RDQS7
RDQM0
RDQM1
RDQM2
RDQM3
RDQM4
RDQM5
RDQM6
RDQM7
RMD0
RMD1
RMD2
RMD3
RMD4
RMD5
RMD6
RMD7
RDQM0
RDQS0
RMD8
RMD9
RMD10
RMD11
RMD12
RMD13
RMD14
RMD15
RDQM1
RDQS1
RMD16
RMD17
RMD18
RMD19
RMD20
RMD21
RMD22
RMD23
RDQM2
RDQS2
RMD24
RMD25
RMD26
RMD27
RMD28
RMD29
RMD30
RMD31
RDQM3
RDQS3
RMD32
RMD33
RMD34
RMD35
RMD36
RMD37
RMD38
RMD39
RDQM4
RDQS4
RMD40
RMD41
RMD42
RMD43
RMD44
RMD45
RMD46
RMD47
RDQM5
RDQS5
RMD48
RMD49
RMD50
RMD51
RMD52
RMD53
RMD54
RMD55
RDQM6
RDQS6
RMD56
RMD57
RMD58
RMD59
RMD60
RMD61
RMD62
RMD63
RDQM7
RDQS7
AN35
AP36
AK33
AM33
AN34
AK32
AR34
AN33
AR35
AP34
AM32
AL31
AR31
AL30
AN32
AR33
AN31
AM31
AR32
AP32
AP30
AR30
AM29
AL27
AN30
AN29
AL28
AN28
AL29
AR29
AP26
AN25
AR24
AL24
AL25
AR26
AM25
AN24
AP24
AR25
AN21
AP20
AN20
AL18
AM21
AR21
AL19
AM19
AL20
AR20
AL15
AL14
AN15
AR15
AN16
AM15
AN14
AL13
AP16
AR16
AM13
AL12
AL11
AR12
AP14
AR14
AN13
AP12
AN12
AR13
AL10
AR11
AM9
AR9
AM11
AN11
AP10
AN9
AN10
AR10
4
VDDQ
AA1
AA2
AA3
AA4
U6B
MD0
VDDQ
VDDQ
VDDQ
VDDQ
MD1
MD2
MD3
MD4
MD5
MD6
MD7
DQM0
DQS0/CSB0#
MD8
MD9
MD10
MD11
MD12
MD13
MD14
MD15
DQM1
DQS1/CSB1#
MD16
MD17
MD18
MD19
MD20
MD21
MD22
MD23
DQM2
DQS2/CSB2#
MD24
MD25
MD26
MD27
MD28
MD29
SIS648-2
MD30
MD31
DQM3
DQS3/CSB3#
MD32
MD33
MD34
MD35
Memory
MD36
MD37
MD38
MD39
DQM4
DQS4/CSB4#
MD40
MD41
MD42
MD43
MD44
MD45
MD46
MD47
DQM5
DQS5/CSB5#
MD48
MD49
MD50
MD51
MD52
MD53
MD54
MD55
DQM6
DQS6/CSB6#
MD56
MD57
MD58
MD59
MD60
MD61
MD62
MD63
DQM7
DQS7/CSB7#
E15
NC
E13
NC
E11
NC
VSS
VSS
VSS
VSS
A22
A24
A26
A28
3
RMD[0..63]
RDQM[0..7]
AA5
AA6
AB1
AB2
AB3
AB4
AB5
AB6
AC1
AC2
AC3
AC4
AC5
AC6
L11
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
L12
VDDQ
L13
VDDQ
M11
VDDQ
M12
VDDQ
M13
VDDQ
M14
VDDQ
M15
VDDQ
M16
VDDQ
N11
VDDQ
N12
VDDQ
P12
VDDQ
R12
VDDQ
T12
VDDQ
U12
VDDQ
V12
VDDQ
MA0
MA1
MA2
MA3
MA4
MA5
MA6
MA7
MA8
MA9
MA10
MA11
MA12
MA13
MA14
MA15
SRAS#
SCAS#
SWE#
CS0#
CS1#
CS2#
CS3#
CS4#
CS5#
CKE0
CKE1
CKE2
CKE3
CKE4
CKE5
S3AUXSW#
FWDSDCLKO
SDRCLKI
DLLAVDD
DLLAVSS
DDRAVDD
DDRAVSS
DDRVREFA
DDRVREFB
DRAM_SEL
DDRCOMP_P
DDRCOMP_N
NC
NC
NC
NC
NC
NC
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
A30
A32
A34
C23
C25
C27
C29
C31
C34
C36
NCNC
VSS
VSS
VSS
VSS
VSS
VSS
SIS648
E22
E24
E26
E28
E30
AR23
AN23
AN22
AM23
AL23
AL26
AN26
AN27
AR27
AR28
AP22
AN18
AR22
AP28
AM27
AL33
AL17
AR19
AN19
AM17
AL16
AN17
AR17
AP18
AR18
AP4
AT3
AR3
AP3
AR2
AN4
AP2
AL21
AL22
AL35
AL34
AM35
AN36
AF16
AF23
AP1
AR8
AP8
D4
D5
AM5
AM34
A15
C12
C14C16
R166 22
R125 33
RMA0
RMA1
RMA2
RMA3
RMA4
RMA5
RMA6
RMA7
RMA8
RMA9
RMA10
RMA11
RMA12
RMA13
RMA14
RMA15
RSRAS#
RSCAS#
RSWE#
RCS-0
RCS-1
RCS-2
RCS-3
CKE0
CKE1
CKE2
CKE3
10P
C96
DLLAVDD
DLLAVSS
DDRAVDD
DDRAVSS
DDRVREFA
DDRVREFB
R171 4.7K
R159 40.2RST
R160 40.2RST
RSRAS# (9,10)
RSCAS# (9,10)
RSWE# (9,10)
S3AUXSW#
FWDSDCLKO
VCCM
S3AUXSW# (26)
FWDSDCLKO (3)
RDQS[0..7]
RMA[0..15]
RCS-[0..3]
CKE[0..3]
RMD[0..63] (9,10)
RDQM[0..7] (9,10)
RDQS[0..7] (9,10)
RMA[0..15] (9,10)
RCS-[0..3] (9,10)
CKE[0..3] (9)
2
VCC3 VCC3
CP4
X_COPPER
L11
DLLAVDD
X_80S/0603
CB49
X_105P/0805
R165
150RST
R168
150RST
C57
X_103P
L16
X_80S/0603
DLLAVSS
C119
X_103P
C117
103P
CB57
104P
CB51
X_105P/0805
CP9
X_COPPER
DDRVREFA DDRVREFB
R163
150RST
R161
150RST
VCCMVCCM
1
L9
X_80S/0603
C56
X_103P
L10
X_80S/0603
C108
103P
DDRAVDD
CB56
104P
DDRAVSS
C114
X_103P
CP2
X_COPPER
CP3
X_COPPER
Place these capacitors under SIS648 solder side
VCC1_8
A A
VCCM
C127
104P
C22
104P
C128
104P
C58
104P
C129
104P
C79
104P
5
C40
104P
C47
X_105P
VCCP
C126
X_105P
C60
X_106P/0805
C100
104P
C115
106P/0805
C98
X_226P/0805
C99
104P
VDDQ
C101
106P/1206
C168
X_104P
4
C169
104P
C130
104P
C125
105P/0805
VCCP VDDQ
VCCM VCC1_8
C330
C329
X_104P
X_104P
C331
C334
X_104P
X_104P
3
C335
X_104P
C341
X_104P
C342
X_104P
C333
X_105P
C343
X_104P
C332
X_105P
2
C340
X_105P
C339
X_105P
Title
MICRO-STAR INT'L LO.,LTD.
SIS648-Memory
Size Document Number Rev
Custom
Date: Sheet of
MS-6700
1
7 30Monday, August 18, 2003
100
5
VCCP
A17
A18
A19
A20
A21
B17
B18
B19
B20
B21
C17
C18
C19
C20
C21
D17
D18
D19
D20
D21
E17
E18
E19
E20
E21
F17
F18
F19
F20
F21
VTT
VSS
AA21
VTT
VSS
AA22
L25
VTT
VTT
VTT
VTT
VTT
VSS
VSS
VSS
VSS
VSS
V23
W14
W15
W16
W17
VCCM
D D
C C
B B
A A
AM6
AM7
AM8
AN5
AN6
AN7
AN8
AR4
AR5
AR6
AR7
AB24
AC13
AD14
AD16
AD18
AD20
AD22
AB25
AC25
AD12
AD25
AE11
AE12
AE13
AE14
AE15
AE16
AE17
AE18
AE19
AE20
AE21
AE22
AE23
AE24
AE25
AE26
AF11
AF12
AF25
AF26
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
U14
U15
U16
U17
U18
U19
U20
U21
U22
U23
U6D
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
Power
VSS
VSS
VSS
VSS
VSS
VSS
VSS
Y23
AA14
AA15
AA16
AA17
AA18
AA19
VTT
VSS
AA20
AL8
VDDM
AL9
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
AP5
VDDM
AP6
VDDM
AP7
VDDM
VDDM
VDDM
VDDM
VDDM
AT4
VDDM
AT5
VDDM
AT6
VDDM
AT7
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
VDDM
P14
VSS
P15
VSS
P16
VSS
P17
VSS
P18
VSS
P19
VSS
P20
VSS
P21
VSS
P22
VSS
P23
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
T14
VSS
T15
VSS
T16
VSS
T17
VSS
T18
VSS
T19
VSS
T20
VSS
T21
VSS
T22
VSS
T23
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
V14
VSS
V15
VSS
V16
VSS
V17
VSS
V18
VSS
V19
VSS
V20
VSS
V21
VSS
V22
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AT24
AT26
AT28
AT30
AT32
AT34
AL32
Y14
Y15
5
SIS648-3
VSS
VSS
VSS
VSS
VSS
VSS
VSS
Y16
Y17
Y18
Y19
Y20
Y21
Y22
4
L26
M18
M19
M20
M21
M22
M23
M24
M25
M26
N25
P25
R25
T25
U25
V25
W25
Y25
AA25
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
AD3AL7
VDDZVDDM
AE1
VDDZ
AF3
VDDZ
AG1
VDDZ
AH3
VDDZ
AJ1
VDDZ
AK3
VDDZ
AM3
VDDZ
W11
VDDZ
W12
VDDZ
Y11
VDDZ
Y12
VDDZ
AA12
VDDZ
A9
VDD3.3
C10
VDD3.3
L17
VDD3.3
M17
VDD3.3
N17
VDD3.3
AB12
AUX1.8
AC12
AUX3.3
AA23
VSS
AB14
VSS
AB15
VSS
AB16
VSS
AB17
VSS
AB18
VSS
AB19
VSS
AB20
VSS
AB21
VSS
AB22
VSS
AB23
VSS
AC14
VSS
AC15
VSS
AC16
VSS
AC17
VSS
AC18
VSS
AC19
VSS
AC20
VSS
AC21
VSS
AC22
VSS
AC23
VSS
E32
VSS
E36
VSS
F34
VSS
G32
VSS
G36
VSS
H34
VSS
J32
VSS
J36
VSS
K34
VSS
L32
VSS
L36
VSS
M34
VSS
N32
VSS
N36
VSS
P34
VSS
R32
VSS
R36
VSS
T34
VSS
U32
VSS
U36
VSS
V34
VSS
W32
VSS
W36
VSS
Y34
VSS
AA32
VSS
AA36
VSS
AB34
VSS
AM10
VSS
AM12
VSS
AM14
VSS
AM16
VSS
AM18
VSS
AM20
VSS
AM22
VSS
AM24
VSS
AM26
VSS
AM28
VSS
AM30
VSS
AP9
VSS
AP11
VSS
AP13
VSS
AP15
VSS
AP17
VSS
AP19
VSS
AP21
VSS
AP23
VSS
AP25
VSS
AP27
VSS
AP29
VSS
AP31
VSS
AP33
VSS
AP35
VSS
AT8
VSS
AT10
VSS
AT12
VSS
AT14
VSS
AT16
VSS
AT18
VSS
AT20
VSS
AT22
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
W18
W19
W20
W21
W22
W23
AC32
AC36
AD34
AE32
AE36
AF34
VSS
AG32
VSS
AG36
VSS
AH34
VSS
VSS
VSS
SIS648
AJ32
VCC1_8
X_105P/0805
VCC3
VCC1_8SBY
VCC3SBY
ZAD[0..16](11)
VCC3
C107
VCC1_8SBY
VCC3SBY
Closed to SIS648
VCC3 VCC1_8SBYVCC3SBY
Place under 648 solder side
4
C142
104P
C140
104P
C338
X_104P
C102
104P
3
C139
X_105P
C344
X_104P
3
C120
104P
ZCLK0(3)
ZUREQ(11)
ZDREQ(11)
ZSTB0(11)
ZSTB-0(11)
ZSTB1(11)
ZSTB-1(11)
C345
X_104P
ZUREQ
ZDREQ
ZSTB0
ZSTB-0
ZSTB1
ZSTB-1
ZAD0
ZAD1
ZAD2
ZAD3
ZAD4
ZAD5
ZAD6
ZAD7
ZAD8
ZAD9
ZAD10
ZAD11
ZAD12
ZAD13
ZAD14
ZAD15
ZAD16
ZVREF
ZCMP_N
ZCMP_P
Z1XAVDD
Z1XAVSS
Z4XAVDD
Z4XAVSS
VCC1_8
AL6
AL4
AK5
AJ2
AJ3
AE3
AF2
AH5
AK2
AJ4
AJ6
AH2
AH4
AG3
AG6
AF4
AG2
AF5
AG4
AD2
AE6
AE2
AE4
AL3
AK4
AD5
AD4
AN1
AM2
AL2
AL1
2
N13
N14
N16
N18
N19
N20
N21
N22
N23
N24
P13
P24
R24
T13
T24
U24
V13
V24
W13
W24
Y13
IVDD
IVDD
VSS
VSS
VCC1_8
VCC1_8
IVDD
IVDD
IVDD
IVDD
VSS
VSS
VSS
VSS
L27
X_80S/0603
C133
X_104P
L28
X_80S/0603
R174
150RST
R179
49.9RST
Y24
IVDD
VSS
U6C
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
ZCLK
ZUREQ
ZDREQ
ZSTB0
ZSTB0#
ZSTB1
ZSTB1#
ZAD0
ZAD1
ZAD2
ZAD3
ZAD4
ZAD5
ZAD6
ZAD7
ZAD8
ZAD9
ZAD10
ZAD11
ZAD12
ZAD13
ZAD14
ZAD15
ZAD16
ZVREF
ZCOMP_N
ZCOMP_P
Z1XAVDD
Z1XAVSS
Z4XAVDD
Z4XAVSS
VSS
VSS
VSS
VSS
VSS
SIS648
VCC3
L24
X_80S/0603
C121
X_104P
L26
X_80S/0603
VCC3
L23
X_80S/0603
C122
X_104P
L25
X_80S/0603
VSS
A3A5C1C3C5E1E5E7E9F3G1G5H3J1J5K3L1L5M3N1N5P3R1R5T3U1U5V3W1W5Y3
CP19
X_COPPER
Z4XAVDD
CB66
104P
Z4XAVSS
CP21
X_COPPER
CP18
X_COPPER
Z1XAVDD
CB65
104P
Z1XAVSS
CP20
X_COPPER
IVDD
SIS648-4
HyperZip
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
2
AA24
AB13
AC24
AD13
AD15
AD17
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
VSS
VSS
VSS
VSS
VSS
VSS
CP22
X_COPPER
R180 56.2RST
CB68
104P
R181 56.2RST
CP23
X_COPPER
C132
X_104P
ZVREF
C124
104P
1
AD19
AD21
AD23
AD24
N15
R13
U13
AA13
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
B11
NC
B12
NC
B13
NC
B14
NC
B15
NC
B16
NC
C11
NC
C13
NC
C15
NC
D11
NC
D12
NC
D13
NC
D14
NC
D15
NC
D16
NC
E12
NC
E14
NC
E16
NC
F11
NC
F13
NC
F15
NC
A11
NC
A13
NC
RSMRST#
AN3
AUXOK
PWROK
PCIRST#
ENTEST
DLLEN#
TESTMODE0
TESTMODE1
TESTMODE2
TRAP0
TRAP1
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AE5
AG5
AJ5
AL5
ZCMP_N
ZCMP_P
PWRGDN
AM4
PCIRST1#
AN2
D9
R141 4.7K
E10
B10
B9
C9
D10
F9
R142 X_4.7K
RSMRST# (12,26)
PWRGDN (26)
PCIRST1# (16,23,26)
VCC3
MICRO-STAR INT'L LO.,LTD.
Title
SIS648-Power & HyperZip
Size Document Number Rev
Custom
Date: Sheet of
MS-6700
1
8 30Monday, August 18, 2003
100
5
4
3
2
1
RMD[0..63](7,10)
REQUIRED POWER
VDD=VDDQ
VDD!=VDDQ
DDRVREF
RMA[0..15]
RDQM[0..7] RDQM[0..7]
RDQS[0..7] RDQS[0..7]
DDR1
VDDQ
VSS
VDDQ
VSS
VDDQ
VSS
VDDQ
VSS
VDDQ
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
VREF
VDDID
VSS
VDDQ
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
SCL
SDA
SA0
SA1
SA2
VSS
15223054627796
VDDQ
WP
VSS
3111826344250586674818993
VDDQ
RMD0
2
RMD1
4
RMD2
6
RMD3
8
94
RMD4
RMD5
95
RMD6
98
RMD7
99
RMD8
12
13
RMD9
RMD10
19
RMD11
20
RMD12
105
RMD13
106
109
RMD14
RMD15
110
RMD16
23
RMD17
24
RMD18
28
31
RMD19
RMD20
114
RMD21
117
RMD22
121
RMD23
123
33
RMD24
RMD25
35
RMD26
39
RMD27
40
RMD28
126
127
RMD29
RMD30
131
RMD31
133
RMD32
53
RMD33
55
57
RMD34
RMD35
60
RMD36
146
RMD37
147
RMD38
150
151
RMD39
RMD40
61
RMD41
64
RMD42
68
RMD43
69
153
RMD44
RMD45
155
RMD46
161
RMD47
162
RMD48
72
73
RMD49
RMD50
79
RMD51
80
RMD52
165
RMD53
166
170
RMD54
RMD55
171
RMD56
83
RMD57
84
RMD58
87
88
RMD59
RMD60
174
RMD61
175
RMD62
178
RMD63
179
DDRVREF DDRVREF
1
82
90
92
SMBDAT SMBDAT
91
181
182
183
VSS
DIMM-D184-BK
DDR
CS0
CS1
CS2
CS3
CS4
DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7
104
112
128
136
143
156
164
172
180738467085108
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDDSPD
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
BA0
BA1
BA2
DM0
DM1
DM2
DM3
DM4
DM5
DM6
DM7
DM8
DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7
DQS8
CB0
CB1
CB2
CB3
CB4
CB5
CB6
CB7
NC
NC(RESET#)
NC
NC
NC
NC(FETEN)
RAS#
CAS#
WE#
S0#
S1#
NC(S2#)
NC(S3#)
CKE0
CKE1
CK0
CK1
CK2
CK0#
CK1#
CK2#
VSS
VSS
VSS
VSS
145
152
160
176
VDDQ
VSS
VSS
VSS
124
132
139
120
148
168
184
48
RMA0
RMA1
43
RMA2
41
RMA3
130
RMA4
37
32
RMA6
125
RMA7
29
RMA8
122
RMA9
27
141
RMA13
118
RMA14
115
RMA15
103
59
RMA11
52
113
RDQM0 RMD23
RDQM1 RMD24
RDQM2 RMD25
RDQM3 RMD26
RDQM4 RMD27
RDQM5 RMD28
RDQM6 RMD29
RDQM7 RMD30
RDQS0 RMD33
RDQS1 RMD34
RDQS2 RMD35
RDQS3 RMD36
RDQS4 RMD37
RDQS5 RMD38
RDQS6 RMD39
RDQS7 RMD40
RSRAS# RSRAS# RMD59
RSRAS#(7,10)
RSCAS# RSCAS# RMD60
RSCAS#(7,10)
RSWE# RSWE# RMD61
RSWE#(7,10)
RCS-0 RCS-2 RMD63
RCS-1 RCS-3
CKE0 WP CKE2
CKE1 SMBCLK CKE3
DDRCLK1
DDRCLK8
DDRCLK2
DDRCLK-1
DDRCLK-8
DDRCLK-2
RCS-[0..3](7,10)
DDRCLK[0..8](3)
DDRCLK-[0..8](3)
RCS-[0..3]
CKE[0..3]
CKE[0..3](7)
DDRCLK[0..8]
DDRCLK-[0..8]
97
107
119
129
149
159
169
177
140
5
14
25
36
56
67
78
86
47
44
45
49
51
134
135
142
144
9
10
101
102
173
167
154
65
63
157
158
71
163
21
111
137
16
76
138
17
75
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
addr =
1010000b
VSS
VSS
VSS
VSS
VSS
VSS
VSS
100
116
RMA[0..15](7,10)
RDQM[0..7](7,10)
D D
RDQS[0..7](7,10)
NOTE:
VDDID IS A TRAP ON THE DIMM
MODULE TO INDICATE:
VDDID
OPEN
GND
MEMORY MUX TABLE:
SDR
CS0
CS1
CS2
CS3
CS4
CS5 CS5
CSB0
CSB1
CSB2
C C
CSB3
CSB4
CSB5
CSB6
CSB7
DDRVREF GEN. & DECOUPLING
VCCM
R24
75
R26
75
B B
A A
CB4
0.01u
CB2
0.1u
CB3
0.1u
RMD[0..63]
RMA[0..15]
RMA0
RMA1
RMA2
RMA3
RMA4
RMA5RMA5
RMA6
RMA7
RMA8
RMA9
RMA10RMA10
RMA13
RMA14
RMA15
RMA11
RMA12RMA12
RDQM0
RDQM1
RDQM2
RDQM3
RDQM4
RDQM5
RDQM6
RDQM7
RDQS0
RDQS1
RDQS2
RDQS3
RDQS4
RDQS5
RDQS6
RDQS7
DDRCLK0
DDRCLK7
DDRCLK3
DDRCLK-0
DDRCLK-7
DDRCLK-3
VCCMVCCM
DDR2
15223054627796
104
112
128
136
143
156
164
172
180738467085108
VDD
VDD
VDD
VDD
VDD
120
148
168
184
48
43
41
130
37
32
125
29
122
27
141
118
115
103
59
52
113
97
107
119
129
149
159
169
177
140
5
14
25
36
56
67
78
86
47
44
45
49
51
134
135
142
144
9
10
101
102
173
167
154
65
63
157
158
71
163
21
111
137
16
76
138
17
75
VDD
VDD
VDD
VDD
VDDSPD
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
BA0
BA1
BA2
DM0
DM1
DM2
DM3
DM4
DM5
DM6
DM7
DM8
DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7
DQS8
CB0
CB1
CB2
CB3
CB4
CB5
CB6
CB7
NC
NC(RESET#)
NC
NC
NC
NC(FETEN)
RAS#
CAS#
WE#
S0#
S1#
NC(S2#)
NC(S3#)
CKE0
CKE1
CK0
CK1
CK2
CK0#
CK1#
CK2#
VSS
VSS
VSS
VSS
145
152
160
176
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
addr =
1010001b
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
100
116
124
132
139
VDDQ
VSS
VDDQ
VSS
VDDQ
VSS
VDDQ
VSS
VDDQ
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
VREF
VDDID
VSS
VDDQ
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
SCL
SDA
SA0
SA1
SA2
VSS
VDDQ
WP
VSS
3111826344250586674818993
VDDQ
2
4
6
8
94
95
98
99
12
13
19
20
105
106
109
110
23
24
28
31
114
117
121
123
33
35
39
40
126
127
131
133
53
55
57
60
146
147
150
151
61
64
68
69
153
155
161
162
72
73
79
80
165
166
170
171
83
84
87
88
174
175
178
179
1
82
90
92
91
181
182
183
VSS
DIMM-D184-BK
RMD0
RMD1
RMD2
RMD3
RMD4
RMD5
RMD6
RMD7
RMD8
RMD9
RMD10
RMD11
RMD12
RMD13
RMD14
RMD15
RMD16
RMD17
RMD18
RMD19
RMD20
RMD21
RMD22
RMD31
RMD32
RMD41
RMD42
RMD43
RMD44
RMD45
RMD46
RMD47
RMD48
RMD49
RMD50
RMD51
RMD52
RMD53
RMD54
RMD55
RMD56
RMD57
RMD58
RMD62
R177 4.7K
WP
SMBCLK
DIMM DECOUPLING
VCCM
CB62
0.1u
CB11
0.1u
CB29
0.1u
CB61
0.1u
SMBCLK (3,12,26)
SMBDAT (3,12,26)
VCCM
VCCM
MICRO-STAR INT'L CO.,LTD.
Title
DDR1 & DDR2
Size Document Number Rev
MS-6700 100
5
4
3
2
Date: Sheet of
1
9 30Monday, August 18, 2003
Loading...