Dell Latitude 3480, Latitude 3488, Latitude 3580 Schematics

Vinaﬁx.com

5

D D

4

3

2

1

Taos Schematics

Skylake/Kabylake -U

C C

2016-12-23 REV : A00

B B

DY : None Installed

A A

UMA: UMA only installed OPS: DISCRTE OPTIMUS installed

5

4

3

2

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

Size Document Number Rev

Size Document Number Rev A3

A3

Monday, December 26, 2016

Date: Sheet of

Cover Page

Taos KBL-U

Taipei Hsien 221, Taiwan, R.O.C.

1 105

1

X00

Vinaﬁx.com

5

Project code: Taos14 -->4PD09Z010001 Taos15 -->4PD0A1010001

Taos KBL-U/SKL-U Block Diagram

PCB P/N: 16852 Revision: A00

D D

VRAM(GDDR3) *4

2GB

78,79

DDR3L

DIS only

DDR4 (2133 MHz)

SODIMM A

DDR4 (2133 MHz)

C C

14"/15" LCD

55

Touch Panel

IR Camera

Digital MIC

55

SODIMM B

USB2.0 x 1

LAN 10/100/1000 RJ45

Conn.

32

B B

HDMI V1.4a

Left side

57

RTL8111HSD

USB2.0 x 1

USB1(USB3.0)

36

Left side

USB3(USB3.0)

35,36

DDR4 2133 MHz Channel A

12

DDR4 2133 MHz Channel B

13

power share

TPS2544RTER-GP

GPU

AMD R16M-M1-30 18W

76,77,78,79,80

31

4

eDP

PCIE x 1

DDI1

34

USB3.0 x 1

USB2.0 x 1

USB3.0 x 1

PCIE x 4

USB2.0 x 1

Intel CPU

KabyLake U 2+2U Skylake

15W (UMA&DIS)

SKL PCH-LP

10 USB 2.0/1.1 ports

6 USB 3.0 ports

High Definition Audio

3 SATA ports 6 PCIE ports LPC I/F ACPI 5.0

3

DDI2

USB2.0 x 1

USB2.0

PCIE x 1

USB2.0 x 1

USB3.0 x 1

PCIe/SATA

USB2.0 x 1

SM Bus

SATA x 1 (Gen3)

LPC BUS

Flash ROM

16MB

SPI

HDD Re-driver

SN75LVCP601 RTJR-GP

Flash ROM

25

NGFF WLAN

802.11a/b/g/n BT V4.0 combo AC 3160

NGFF WWAN

LTE

60

8MB

25

SATA x 1 (Gen3)

2

DP/VGA Converter

REALTEK RTD2166-CGT

right side

USB2(USB2.0)

CardReader

Realtek RTS5144

FRINGERPRINT

NB-2023-U

61

62

uSIM

Free Fall Sensor

ST LNG2DM

HDD P11

HDD

60

KBC

SMSC

MEC1416-NU-GP

PS2

92

63

67

interposer board

LPC debug port

SMBUS

VGA

SD Card Slot

M.2 SSD

68

I2C

24

VGA Conn.

GPIO Expander

IT8010

FAN

DB

1

CHARGER

BQ24786RUYR-GP

INPUTS

AD+

BT+

SYSTEM DC/DC

SY8288CRAC-GP

INPUTS

DCBATOUT

CPU Core Power

NCP81208MNTXG NCP81382MNTXG*2 NCP81253MNTBG

INPUTS

DCBATOUT

DCBATOUT +VCCGT

DDR4

APW8861QBI-TRG-GP

INPUTS OUTPUTS

DCBATOUT 1D2V_S3

OUTPUTS

DCBATOUT

OUTPUTS

PWR_5V 5V_S5 5V_AUX_S5

OUTPUTS

VCC_CORE

+VCCSADCBATOUT

0D6V_S0

CPU DCDC-V1D00A

AOZ2261QI-10-GP-U

INPUTS OUTPUTS

DCBATOUT

LDO-V1D8V

APL5930KAI-TRG-GP

3D3V_S5

CPU VCCPRIM_CORE 1V

INPUTS OUTPUTS

1D0V_S5

OUTPUTSINPUTS

1D8V_S5

+VCCPRIM_CORE1D0V_S5

5V/3V S0

G5016KD1U

INPUTS

5V_S5

VCCSTG

APE8939GN3-GP

5V_S5

VCCST

APE8939GN3-GP

OUTPUTS

5V_S0 3D3V_S03D3V_S5

OUTPUTSINPUTS

+VCCIO +VCCSTG

OUTPUTSINPUTS

+V1.00U_CPU5V_S5 +VCCST_CPU

44

45

46~50

51

53

54

11

40

PCB LAYER

L1:Top L2:VCC L3:Signal L4:Signal L5:GND

96

L6:Bottom

26

TPM 2.0

Atmel: ATTPM20P-G1MA1-ABF

LPC

3

(UDFN, 3.3V, SPI)

China TPM

Z32H320TC

I2C

A A

Universal Jack

29

5

2CH SPEAKER (2CH 2W/4ohm)

29

MIC_IN/GND

HP_R/L

HDA CODEC

Realtek ALC3246

HDA

27

4

91

Flash ROM

128KB

EC

256KB

Precision Touch pad

24

2

Thermal

NUVOTON NCT7718W

65

Int. KB

65

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

Title

Size Document Num ber Rev

A2

Date: Sheet of

Taipei Hsie n 221, Taiwan, R.O. C.

Block Diagram

Taos KBL-U

1

X00

2 105Monday, Decemb er 26, 2016

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = CPU

D D

C C

(Blanking)

B B

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

A A

Title

Size Document Number Rev

A4

Date: Sheet of

5

4

3

(Reserved)

2

Taos KBL-U

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

3 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

Main Func = CPU

D D

[PECI] and [PROCHOT#] Impedance control: 50 ohm

H_PECI[24]

H_PROCHOT#[24,44,46]

XDP_BPM[3:0][99]

#543016 Rev0.7: Ra = 500 ohm / Rb = 1k ohm #544669 Rev0.52: Ra = 56 ohm (TO BE CHANGED TO 100 OHMS) / Rb = 62 ohm and 150 ohm

C C

INT_TP#[24,65]

B B

TOUCH_PANEL_INTR#[24,55]

3D3V_S5_PCH

3D3V_S0

(#543016) PROCHOT# Routing Guidelines

20161024 0ohm to short pad

R411

1 2

DY

Do Not Stuff

R414

1 2

DS3

100KR2J-1-GP

R410

1 2

NON DS3

Do Not Stuff

Do Not Stuff D401

D401

DS3

RB751V-40H-GP

K A

83.R2004.G8F

R404

1 2

Do Not Stuff

4

+VCCSTG

12

Rb

+VCCSTG = 1.0 V

R401

R401 1KR2J-1-GP

1KR2J-1-GP

Do Not Stuff

R403

H_PROCHOT#_R_R H_PROCHOT#_R

Do Not Stuff

20160621 Merge R412,R413 to RN401 and R415,R418 to R402

R403

1 2

499R2F-2-GP

Ra

TP403

TOUCHPAD_INTR#

TP404

RN401

1 2 3

SRN49D9F-GP

RN402

1 2 3

DY

Do Not Stuff

1

Add resistor by NON DS3 function

TP401

H_CATERR#

1

PCH_THERMTRIP SKTOCC#

1

TP402

XDP_BPM0 XDP_BPM1 XDP_BPM2 XDP_BPM3

GPP_E3/CPU_GP0

GPP_B4/CPU_GP3

CPU_POPIRCOMP

4

PCH_POPIRCOMP

EDRAM_OPIO_RCOMP

4

EOPIO_RCOMP

3

2

1

#544669 CRB Rev0.52

+VCCST_CPU

12

R419

R419 1KR2J-1-GP

1KR2J-1-GP

PCH_THERMTRIP

12

ED401

DY

Do Not Stuff

B61 D60 A61 C60 B59

B56 D59 A56 C59 C61 A59

Do Not Stuff

XDP_TCLK [99]

XDP_TDI [99] XDP_TDO_CPU [99] XDP_TMS [99] XDP_TRST# [4,99]

PCH_JTAG_TCK [99] PCH_JTAG_TDI [99] PCH_JTAG_TDO [99] PCH_JTAG_TMS [99] XDP_TRST# [4,99] XDP_TCK_JTAGX [99]

CPU1D

D63

CATERR#

A54

PECI

C65

PROCHOT#

C63

THERMTRIP#

A65

SKTOCC#

C55

BPM#[0]

D55

BPM#[1]

B54

BPM#[2]

C56

BPM#[3]

A6

GPP_E3/CPU_GP0

A7

GPP_E7/CPU_GP1

BA5

GPP_B3/CPU_GP2

AY5

GPP_B4/CPU_GP3

AT16

PROC_POPIRCOMP

AU16

PCH_OPIRCOMP

H66

OPCE_RCOMP

H65

OPC_RCOMP

SKYLAKE-U-GP

SKYLAKE_ULT

CPU MISC

JTAG

PROC_TCK

PROC_TDI PROC_TDO PROC_TMS

PROC_TRST#

PCH_JTAG_TCK

PCH_JTAG_TDI PCH_JTAG_TDO PCH_JTAG_TMS

PCH_TRST#

4 OF 20

JTAGX

+VCCST_CPU = 1.0 V

XDP_TMS XDP_TDI

XDP_TDO_CPU

PCH_JTAG_TDI

PCH_JTAG_TDO

PCH_JTAG_TMS

XDP_TCK_JTAGX

XDP_TRST# XDP_TCLK

PCH_JTAG_TCK

20160712 modify Dummy name XDP

1 2

DY

1 2

DY

1 2

DY

1 2

XDP

1 2

XDP

1 2

XDP

1 2

DY

R402 Do Not Stuff

1 2

DY

R406 Do Not Stuff

R406 Do Not Stuff R407 Do Not Stuff

R407 Do Not Stuff

DY

1 2

XDP

1 2

DY

R421Do Not Stuff

R421Do Not Stuff R422Do Not Stuff

R422Do Not Stuff

R423Do Not Stuff

R408Do Not Stuff

R409Do Not Stuff

R416Do Not Stuff

R416Do Not Stuff R417Do Not Stuff

R417Do Not Stuff

+VCCST_CPU

2.DIS

A A

M1,2,3,4,5: <3 inches M6: 1-11 inches MCPU: 0.3-1.5 inches Mt <0.3 mils Main route(M1+M2+M3+M4+M5+M6+MCPU): 1-12 inches

5

4

3

Title

Size Document Number Rev

Date: Sheet of

2

CPU_(JTAG/CPU SIDE BAND)

Custom

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Taos KBL-U

4 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

Main Func = CPU

5

4

3

2

1

DDR4 ball type: Interleaved Type

D D

M_A_DQ0[12] M_A_DQ1[12] M_A_DQ2[12]

M_A_DQ[0:7]

M_A_DQ[8:15]

M_A_DQ[32:39]

M_A_DQ[40:47]

M_A_DQ[16:23]

C C

M_A_DQ[24:31]

M_A_DQ[48:55]

M_A_DQ[56:63]

B B

M_A_DQ3[12] M_A_DQ4[12] M_A_DQ5[12] M_A_DQ6[12] M_A_DQ7[12] M_A_DQ8[12]

M_A_DQ9[12] M_A_DQ10[12] M_A_DQ11[12] M_A_DQ12[12] M_A_DQ13[12] M_A_DQ14[12] M_A_DQ15[12] M_A_DQ32[12] M_A_DQ33[12] M_A_DQ34[12] M_A_DQ35[12] M_A_DQ36[12] M_A_DQ37[12] M_A_DQ38[12] M_A_DQ39[12] M_A_DQ40[12] M_A_DQ41[12] M_A_DQ42[12] M_A_DQ43[12] M_A_DQ44[12] M_A_DQ45[12] M_A_DQ46[12] M_A_DQ47[12] M_A_DQ16[12] M_A_DQ17[12] M_A_DQ18[12] M_A_DQ19[12] M_A_DQ20[12] M_A_DQ21[12] M_A_DQ22[12] M_A_DQ23[12] M_A_DQ24[12] M_A_DQ25[12] M_A_DQ26[12] M_A_DQ27[12] M_A_DQ28[12] M_A_DQ29[12] M_A_DQ30[12] M_A_DQ31[12] M_A_DQ48[12] M_A_DQ49[12] M_A_DQ50[12] M_A_DQ51[12] M_A_DQ52[12] M_A_DQ53[12] M_A_DQ54[12] M_A_DQ55[12] M_A_DQ56[12] M_A_DQ57[12] M_A_DQ58[12] M_A_DQ59[12] M_A_DQ60[12] M_A_DQ61[12] M_A_DQ62[12] M_A_DQ63[12]

DQ Bit Swapping is allowed within the same byte, and Byte Swapping is allowed within the same channel. Clock (CLK and CLK#) and Strobe (DQS and DQS#) differential signal swapping within a pair is not allowed. Also differential clock pair to clock pair swapping within a channel is not allowed.

M_A_DQ0 M_A_DQ1 M_A_DQ2 M_A_DQ3 M_A_DQ4 M_A_DQ5 M_A_DQ6 M_A_DQ7 M_A_DQ8 M_A_DQ9 M_A_DQ10 M_A_DQ11 M_A_DQ12 M_A_DQ13 M_A_DQ14 M_A_DQ15 M_A_DQ32 M_A_DQ33 M_A_DQ34 M_A_DQ35 M_A_DQ36 M_A_DQ37 M_A_DQ38 M_A_DQ39 M_A_DQ40 M_A_DQ41 M_A_DQ42 M_A_DQ43 M_A_DQ44 M_A_DQ45 M_A_DQ46 M_A_DQ47 M_A_DQ16 M_A_DQ17 M_A_DQ18 M_A_DQ19 M_A_DQ20 M_A_DQ21 M_A_DQ22 M_A_DQ23 M_A_DQ24 M_A_DQ25 M_A_DQ26 M_A_DQ27 M_A_DQ28 M_A_DQ29 M_A_DQ30 M_A_DQ31 M_A_DQ48 M_A_DQ49 M_A_DQ50 M_A_DQ51 M_A_DQ52 M_A_DQ53 M_A_DQ54 M_A_DQ55 M_A_DQ56 M_A_DQ57 M_A_DQ58 M_A_DQ59 M_A_DQ60 M_A_DQ61 M_A_DQ62 M_A_DQ63

PDG: DDR/ODT

CPU1B

AL71

DDR0_DQ[0]

AL68

DDR0_DQ[1]

AN68

DDR0_DQ[2]

AN69

DDR0_DQ[3]

AL70

DDR0_DQ[4]

AL69

DDR0_DQ[5]

AN70

DDR0_DQ[6]

AN71

DDR0_DQ[7]

AR70

DDR0_DQ[8]

AR68

DDR0_DQ[9]

AU71

DDR0_DQ[10]

AU68

DDR0_DQ[11]

AR71

DDR0_DQ[12]

AR69

DDR0_DQ[13]

AU70

DDR0_DQ[14]

AU69

DDR0_DQ[15]

AF65

DDR1_DQ[0]/DDR0_DQ[16]

AF64

DDR1_DQ[1]/DDR0_DQ[17]

AK65

DDR1_DQ[2]/DDR0_DQ[18]

AK64

DDR1_DQ[3]/DDR0_DQ[19]

AF66

DDR1_DQ[4]/DDR0_DQ[20]

AF67

DDR1_DQ[5]/DDR0_DQ[21]

AK67

DDR1_DQ[6]/DDR0_DQ[22]

AK66

DDR1_DQ[7]/DDR0_DQ[23]

AF70

DDR1_DQ[8]/DDR0_DQ[24]

AF68

DDR1_DQ[9]/DDR0_DQ[25]

AH71

DDR1_DQ[10]/DDR0_DQ[26]

AH68

DDR1_DQ[11]/DDR0_DQ[27]

AF71

DDR1_DQ[12]/DDR0_DQ[28]

AF69

DDR1_DQ[13]/DDR0_DQ[29]

AH70

DDR1_DQ[14]/DDR0_DQ[30]

AH69

DDR1_DQ[15]/DDR0_DQ[31]

BB65

DDR0_DQ[16]/DDR0_DQ[32]

AW65

DDR0_DQ[17]/DDR0_DQ[33]

AW63

DDR0_DQ[18]/DDR0_DQ[34]

AY63

DDR0_DQ[19]/DDR0_DQ[35]

BA65

DDR0_DQ[20]/DDR0_DQ[36]

AY65

DDR0_DQ[21]/DDR0_DQ[37]

BA63

DDR0_DQ[22]/DDR0_DQ[38]

BB63

DDR0_DQ[23]/DDR0_DQ[39]

BA61

DDR0_DQ[24]/DDR0_DQ[40]

AW61

DDR0_DQ[25]/DDR0_DQ[41]

BB59

DDR0_DQ[26]/DDR0_DQ[42]

AW59

DDR0_DQ[27]/DDR0_DQ[43]

BB61

DDR0_DQ[28]/DDR0_DQ[44]

AY61

DDR0_DQ[29]/DDR0_DQ[45]

BA59

DDR0_DQ[30]/DDR0_DQ[46]

AY59

DDR0_DQ[31]/DDR0_DQ[47]

AT66

DDR1_DQ[16]/DDR0_DQ[48]

AU66

DDR1_DQ[17]/DDR0_DQ[49]

AP65

DDR1_DQ[18]/DDR0_DQ[50]

AN65

DDR1_DQ[19]/DDR0_DQ[51]

AN66

DDR1_DQ[20]/DDR0_DQ[52]

AP66

DDR1_DQ[21]/DDR0_DQ[53]

AT65

DDR1_DQ[22]/DDR0_DQ[54]

AU65

DDR1_DQ[23]/DDR0_DQ[55]

AT61

DDR1_DQ[24]/DDR0_DQ[56]

AU61

DDR1_DQ[25]/DDR0_DQ[57]

AP60

DDR1_DQ[26]/DDR0_DQ[58]

AN60

DDR1_DQ[27]/DDR0_DQ[59]

AN61

DDR1_DQ[28]/DDR0_DQ[60]

AP61

DDR1_DQ[29]/DDR0_DQ[61]

AT60

DDR1_DQ[30]/DDR0_DQ[62]

AU60

DDR1_DQ[31]/DDR0_DQ[63]

SKYLAKE-U-GP

SKYLAKE_ULT

DDR0_MA[5]/DDR0_CAA[0]/DDR0_MA[ 5]

DDR0_DQ[16]

DDR0_MA[9]/DDR0_CAA[1]/DDR0_MA[ 9]

DDR0_DQ[17]

DDR0_MA[6]/DDR0_CAA[2]/DDR0_MA[ 6]

DDR0_DQ[18]

DDR0_MA[8]/DDR0_CAA[3]/DDR0_MA[ 8]

DDR0_DQ[19]

DDR0_MA[7]/DDR0_CAA[4]/DDR0_MA[ 7]

DDR0_BA[2]/DDR0_CAA[5]/DDR0_BG[0]

DDR0_DQ[20] DDR0_DQ[21]

DDR0_MA[12]/DDR0_CAA[6]/DDR0_MA[ 12]

DDR0_DQ[22]

DDR0_MA[11]/DDR0_CAA[7]/DDR0_MA[ 11]

DDR0_DQ[23]

DDR0_MA[15]/DDR0_CAA[8]/DDR0_ACT # DDR0_MA[14]/DDR0_CAA[9]/DDR0_BG[1]

DDR0_MA[13]/DDR0_CAB[0]/DDR0_MA[ 13]

DDR0_CAS#/DDR0_CAB[1]/DDR0_MA[15]

DDR0_WE#/DDR0_CAB[2]/DDR0_MA[14]

DDR0_RAS#/DDR0_CAB[3]/DDR0_MA[16]

DDR0_BA[0]/DDR0_CAB[4]/DDR0_BA[0]

DDR0_MA[2]/DDR0_CAB[5]/DDR0_MA[ 2]

DDR0_BA[1]/DDR0_CAB[6]/DDR0_BA[1]

DDR0_MA[10]/DDR0_CAB[7]/DDR0_MA[ 10]

DDR0_MA[1]/DDR0_CAB[8]/DDR0_MA[ 1] DDR0_MA[0]/DDR0_CAB[9]/DDR0_MA[ 0]

DDR1_DQSN[0]/DDR0_DQSN[2] DDR1_DQSP[0]/DDR0_DQSP[2] DDR1_DQSN[1]/DDR0_DQSN[3] DDR1_DQSP[1]/DDR0_DQSP[3] DDR0_DQSN[2]/DDR0_DQSN[4] DDR0_DQSP[2]/DDR0_DQSP[4] DDR0_DQSN[3]/DDR0_DQSN[5] DDR0_DQSP[3]/DDR0_DQSP[5] DDR1_DQSN[2]/DDR0_DQSN[6] DDR1_DQSP[2]/DDR0_DQSP[6] DDR1_DQSN[3]/DDR0_DQSN[7] DDR1_DQSP[3]/DDR0_DQSP[7]

DDR CH - A

2 OF 20

DDR0_CKN[0] DDR0_CKP[0] DDR0_CKN[1] DDR0_CKP[1]

DDR0_CKE[0] DDR0_CKE[1] DDR0_CKE[2] DDR0_CKE[3]

DDR0_CS#[0] DDR0_CS#[1] DDR0_ODT[0] DDR0_ODT[1]

DDR0_MA[3] DDR0_MA[4]

DDR0_DQSN[0]

DDR0_DQSP[0]

DDR0_DQSN[1]

DDR0_DQSP[1]

DDR0_ALERT#

DDR0_PAR

DDR_VREF_CA DDR0_VREF_DQ DDR1_VREF_DQ

DDR_VTT_CNTL

AU53 AT53 AU55 AT55

BA56 BB56 AW56 AY56

AU45 AU43 AT45 AT43

BA51 BB54 BA52 AY52 AW52 AY55 AW54 BA54 BA55 AY54

AU46 AU48 AT46 AU50 AU52 AY51 AT48 AT50 BB50 AY50 BA50 BB52

AM70 AM69 AT69 AT70 AH66 AH65 AG69 AG70 BA64 AY64 AY60 BA60 AR66 AR65 AR61 AR60

AW50 AT52

AY67 AY68 BA67

AW67

M_A_A5 M_A_A9 M_A_A6 M_A_A8 M_A_A7

M_A_A12 M_A_A11

M_A_A13 M_A_A15 M_A_A14 M_A_A16

M_A_A2 M_A_A10

M_A_A1 M_A_A0 M_A_A3 M_A_A4

M_A_DQS_DN0 M_A_DQS_DP0 M_A_DQS_DN1

M_A_DQS_DP1 M_A_DQS_DN4 M_A_DQS_DP4 M_A_DQS_DN5 M_A_DQS_DP5

M_A_DQS_DN2

M_A_DQS_DP2

M_A_DQS_DN3

M_A_DQS_DP3 M_A_DQS_DN6 M_A_DQS_DP6 M_A_DQS_DN7 M_A_DQS_DP7

SM_PGCNTL

M_A_CLK#0 [12] M_A_CLK0 [12] M_A_CLK#1 [12] M_A_CLK1 [12]

M_A_CKE0 [12] M_A_CKE1 [12]

M_A_CS#0 [12] M_A_CS#1 [12] M_A_DIMA_ODT0 [12] M_A_DIMA_ODT1 [12]

M_A_A5 [12] M_A_A9 [12] M_A_A6 [12] M_A_A8 [12] M_A_A7 [12]

M_A_BG0 [12]

M_A_A12 [12]

M_A_A11 [12] M_A_ACT_N [12] M_A_BG1 [12]

M_A_A13 [12]

M_A_A15 [12]

M_A_A14 [12]

M_A_A16 [12] M_A_BA0 [12]

M_A_A2 [12]

M_A_BA1 [12]

M_A_A10 [12]

M_A_A1 [12] M_A_A0 [12]

M_A_A3 [12] M_A_A4 [12]

M_A_DQS0

M_A_DQS1 M_A_DQS4 M_A_DQS5

M_A_DQS2

M_A_DQS3 M_A_DQS6 M_A_DQS7

M_A_ALERT_N [12] M_A_PARITY [12]

V_SM_VREF_CN TA [12] V_SM_VREF_CN TB [13]

SM_PGCNTL

M_B_DQ[0:7]

M_B_DQ[8:15]

M_B_DQ[32:39]

M_B_DQ[40:47]

M_B_DQ[16:23]

M_B_DQ[24:31]

M_B_DQ[48:55]

M_B_DQ[56:63]

3D3V_S5

12

DS

G

R507

R507 10KR2J-3-GP

10KR2J-3-GP

Q501

Q501 DMN5L06K-7-G P

DMN5L06K-7-G P

84.05067.031

Q502_G

M_B_DQ0 M_B_DQ1 M_B_DQ2 M_B_DQ3 M_B_DQ4 M_B_DQ5 M_B_DQ6 M_B_DQ7 M_B_DQ8 M_B_DQ9 M_B_DQ10 M_B_DQ11 M_B_DQ12 M_B_DQ13 M_B_DQ14 M_B_DQ15 M_B_DQ32 M_B_DQ33 M_B_DQ34 M_B_DQ35 M_B_DQ36 M_B_DQ37 M_B_DQ38 M_B_DQ39 M_B_DQ40 M_B_DQ41 M_B_DQ42 M_B_DQ43 M_B_DQ44 M_B_DQ45 M_B_DQ46 M_B_DQ47 M_B_DQ16 M_B_DQ17 M_B_DQ18 M_B_DQ19 M_B_DQ20 M_B_DQ21 M_B_DQ22 M_B_DQ23 M_B_DQ24 M_B_DQ25 M_B_DQ26 M_B_DQ27 M_B_DQ28 M_B_DQ29 M_B_DQ30 M_B_DQ31 M_B_DQ48 M_B_DQ49 M_B_DQ50 M_B_DQ51 M_B_DQ52 M_B_DQ53 M_B_DQ54 M_B_DQ55 M_B_DQ56 M_B_DQ57 M_B_DQ58 M_B_DQ59 M_B_DQ60 M_B_DQ61 M_B_DQ62 M_B_DQ63

M_B_DQ0[13] M_B_DQ1[13] M_B_DQ2[13] M_B_DQ3[13] M_B_DQ4[13] M_B_DQ5[13] M_B_DQ6[13] M_B_DQ7[13] M_B_DQ8[13] M_B_DQ9[13] M_B_DQ10[13] M_B_DQ11[13] M_B_DQ12[13] M_B_DQ13[13] M_B_DQ14[13] M_B_DQ15[13] M_B_DQ32[13] M_B_DQ33[13] M_B_DQ34[13] M_B_DQ35[13] M_B_DQ36[13] M_B_DQ37[13] M_B_DQ38[13] M_B_DQ39[13] M_B_DQ40[13] M_B_DQ41[13] M_B_DQ42[13] M_B_DQ43[13] M_B_DQ44[13] M_B_DQ45[13] M_B_DQ46[13] M_B_DQ47[13] M_B_DQ16[13] M_B_DQ17[13] M_B_DQ18[13] M_B_DQ19[13] M_B_DQ20[13] M_B_DQ21[13] M_B_DQ22[13] M_B_DQ23[13] M_B_DQ24[13] M_B_DQ25[13] M_B_DQ26[13] M_B_DQ27[13] M_B_DQ28[13] M_B_DQ29[13] M_B_DQ30[13] M_B_DQ31[13] M_B_DQ48[13] M_B_DQ49[13] M_B_DQ50[13] M_B_DQ51[13] M_B_DQ52[13] M_B_DQ53[13] M_B_DQ54[13] M_B_DQ55[13] M_B_DQ56[13] M_B_DQ57[13] M_B_DQ58[13] M_B_DQ59[13] M_B_DQ60[13] M_B_DQ61[13] M_B_DQ62[13] M_B_DQ63[13]

AY39

AW39

AY37

AW37

BB39 BA39 BA37 BB37 AY35

AW35

AY33

AW33

BB35 BA35 BA33 BB33 AU40 AT40 AT37 AU37 AR40 AP40 AP37 AR37 AT33 AU33 AU30 AT30 AR33 AP33 AR30 AP30 AY31

AW31

AY29

AW29

BB31 BA31 BA29 BB29 AY27

AW27

AY25

AW25

BB27 BA27 BA25 BB25 AU27 AT27 AT25 AU25 AP27 AN27 AN25 AP25 AT22 AU22 AU21 AT21 AN22 AP22 AP21 AN21

Q502

G

S

2N7002K-2-GP

84.2N702.J31

2ND = 84.2N702.031

3rd = 84.07002.I31

CPU1C

DDR0_DQ[32]/DDR1_DQ[0] DDR0_DQ[33]/DDR1_DQ[1] DDR0_DQ[34]/DDR1_DQ[2] DDR0_DQ[35]/DDR1_DQ[3] DDR0_DQ[36]/DDR1_DQ[4] DDR0_DQ[37]/DDR1_DQ[5] DDR0_DQ[38]/DDR1_DQ[6] DDR0_DQ[39]/DDR1_DQ[7] DDR0_DQ[40]/DDR1_DQ[8] DDR0_DQ[41]/DDR1_DQ[9] DDR0_DQ[42]/DDR1_DQ[10] DDR0_DQ[43]/DDR1_DQ[11] DDR0_DQ[44]/DDR1_DQ[12] DDR0_DQ[45]/DDR1_DQ[13] DDR0_DQ[46]/DDR1_DQ[14] DDR0_DQ[47]/DDR1_DQ[15] DDR1_DQ[32]/DDR1_DQ[16] DDR1_DQ[33]/DDR1_DQ[17] DDR1_DQ[34]/DDR1_DQ[18] DDR1_DQ[35]/DDR1_DQ[19] DDR1_DQ[36]/DDR1_DQ[20] DDR1_DQ[37]/DDR1_DQ[21] DDR1_DQ[38]/DDR1_DQ[22] DDR1_DQ[39]/DDR1_DQ[23] DDR1_DQ[40]/DDR1_DQ[24] DDR1_DQ[41]/DDR1_DQ[25] DDR1_DQ[42]/DDR1_DQ[26] DDR1_DQ[43]/DDR1_DQ[27] DDR1_DQ[44]/DDR1_DQ[28] DDR1_DQ[45]/DDR1_DQ[29] DDR1_DQ[46]/DDR1_DQ[30] DDR1_DQ[47]/DDR1_DQ[31] DDR0_DQ[48]/DDR1_DQ[32] DDR0_DQ[49]/DDR1_DQ[33] DDR0_DQ[50]/DDR1_DQ[34] DDR0_DQ[51]/DDR1_DQ[35] DDR0_DQ[52]/DDR1_DQ[36] DDR0_DQ[53]/DDR1_DQ[37] DDR0_DQ[54]/DDR1_DQ[38] DDR0_DQ[55]/DDR1_DQ[39] DDR0_DQ[56]/DDR1_DQ[40] DDR0_DQ[57]/DDR1_DQ[41] DDR0_DQ[58]/DDR1_DQ[42] DDR0_DQ[59]/DDR1_DQ[43] DDR0_DQ[60]/DDR1_DQ[44] DDR0_DQ[61]/DDR1_DQ[45] DDR0_DQ[62]/DDR1_DQ[46] DDR0_DQ[63]/DDR1_DQ[47] DDR1_DQ[48] DDR1_DQ[49] DDR1_DQ[50] DDR1_DQ[51] DDR1_DQ[52] DDR1_DQ[53] DDR1_DQ[54] DDR1_DQ[55] DDR1_DQ[56] DDR1_DQ[57] DDR1_DQ[58] DDR1_DQ[59] DDR1_DQ[60] DDR1_DQ[61] DDR1_DQ[62] DDR1_DQ[63]

SKYLAKE-U-GP

3D3V_S0

12

R506

R506 220KR2F-GP

220KR2F-GP

D

SKYLAKE_ULT

DDR1_MA[5]/DDR1_CAA[0]/DDR1_MA[ 5] DDR1_MA[9]/DDR1_CAA[1]/DDR1_MA[ 9] DDR1_MA[6]/DDR1_CAA[2]/DDR1_MA[ 6] DDR1_MA[8]/DDR1_CAA[3]/DDR1_MA[ 8] DDR1_MA[7]/DDR1_CAA[4]/DDR1_MA[ 7]

DDR1_BA[2]/DDR1_CAA[5]/DDR1_BG[0] DDR1_MA[12]/DDR1_CAA[6]/DDR1_MA[ 12] DDR1_MA[11]/DDR1_CAA[7]/DDR1_MA[ 11]

DDR1_MA[15]/DDR1_CAA[8]/DDR1_ACT # DDR1_MA[14]/DDR1_CAA[9]/DDR1_BG[1]

DDR1_MA[13]/DDR1_CAB[0]/DDR1_MA[ 13]

DDR1_CAS#/DDR1_CAB[1]/DDR1_MA[15]

DDR1_WE#/DDR1_CAB[2]/DDR1_MA[14]

DDR1_RAS#/DDR1_CAB[3]/DDR1_MA[16]

DDR1_BA[0]/DDR1_CAB[4]/DDR1_BA[0]

DDR1_MA[2]/DDR1_CAB[5]/DDR1_MA[ 2]

DDR1_BA[1]/DDR1_CAB[6]/DDR1_BA[1]

DDR1_MA[10]/DDR1_CAB[7]/DDR1_MA[ 10]

DDR1_MA[1]/DDR1_CAB[8]/DDR1_MA[ 1]

DDR1_MA[0]/DDR1_CAB[9]/DDR1_MA[ 0]

DDR CH - B

SM_PGCNTL_R [51]

DDR1_CKN[0] DDR1_CKN[1]

DDR1_CKP[0] DDR1_CKP[1]

DDR1_CKE[0] DDR1_CKE[1] DDR1_CKE[2] DDR1_CKE[3]

DDR1_CS#[0]

DDR1_CS#[1] DDR1_ODT[0] DDR1_ODT[1]

DDR1_MA[3]

DDR0_DQSN[4]/DDR1_DQSN[0] DDR0_DQSN[5]/DDR1_DQSN[1] DDR1_DQSN[4]/DDR1_DQSN[2] DDR1_DQSN[5]/DDR1_DQSN[3] DDR0_DQSN[6]/DDR1_DQSN[4] DDR0_DQSN[7]/DDR1_DQSN[5]

DDR1_MA[4]

DDR0_DQSP[4]/DDR1_DQSP[0] DDR0_DQSP[5]/DDR1_DQSP[1] DDR1_DQSP[4]/DDR1_DQSP[2] DDR1_DQSP[5]/DDR1_DQSP[3] DDR0_DQSP[6]/DDR1_DQSP[4] DDR0_DQSP[7]/DDR1_DQSP[5]

DDR1_DQSN[6] DDR1_DQSP[6] DDR1_DQSN[7] DDR1_DQSP[7]

DDR1_ALERT#

DDR1_PAR

DRAM_RESET# DDR_RCOMP[0] DDR_RCOMP[1] DDR_RCOMP[2]

Design Guideline:

Design Guideline: SM_RCOMP keep routing length less than 500 mils.

SM_RCOMP keep routing length less than 500 mils.

3 OF 20

AN45 AN46 AP45 AP46

AN56 AP55 AN55 AP53

BB42 AY42 BA42 AW42

AY48 AP50 BA48 BB48 AP48 AP52 AN50 AN48 AN53 AN52

BA43 AY43 AY44 AW44 BB44 AY47 BA44 AW46 AY46 BA46 BB46 BA47

BA38 AY38 AY34 BA34 AT38 AR38 AT32 AR32 BA30 AY30 AY26 BA26 AR25 AR27 AR22 AR21

AN43 AP43 AT13 AR18 AT18 AU18

M_B_A5 M_B_A9 M_B_A6 M_B_A8 M_B_A7

M_B_A12 M_B_A11 M_B_ACT_N

M_B_A13 M_B_A15 M_B_A14 M_B_A16

M_B_A2 M_B_A10

M_B_A1 M_B_A0 M_B_A3 M_B_A4

M_B_DQS_DN0 M_B_DQS_DP0 M_B_DQS_DN1

M_B_DQS_DP1 M_B_DQS_DN4 M_B_DQS_DP4 M_B_DQS_DN5 M_B_DQS_DP5

M_B_DQS_DN2

M_B_DQS_DP2

M_B_DQS_DN3

M_B_DQS_DP3 M_B_DQS_DN6 M_B_DQS_DP6 M_B_DQS_DN7 M_B_DQS_DP7

SM_DRAMRST # SM_RCOMP_0 SM_RCOMP_1 SM_RCOMP_2

#543016

M_B_CLK#0 [13] M_B_CLK#1 [13] M_B_CLK0 [13] M_B_CLK1 [13]

M_B_CKE0 [13] M_B_CKE1 [13]

M_B_CS#0 [13] M_B_CS#1 [13] M_B_DIMB_ODT0 [13] M_B_DIMB_ODT1 [13]

M_B_A5 [13] M_B_A9 [13] M_B_A6 [13] M_B_A8 [13] M_B_A7 [13]

M_B_BG0 [13]

M_B_A12 [13]

M_B_A11 [13] M_B_ACT_N [13] M_B_BG1 [13]

M_B_A13 [13]

M_B_A15 [13]

M_B_A14 [13]

M_B_A16 [13] M_B_BA0 [13]

M_B_A2 [13]

M_B_BA1 [13]

M_B_A10 [13]

M_B_A1 [13] M_B_A0 [13] M_B_A3 [13] M_B_A4 [13]

M_B_DQS0 M_B_DQS1

M_B_DQS4 M_B_DQS5

M_B_DQS2

M_B_DQS3 M_B_DQS6 M_B_DQS7

M_B_ALERT_N [13]

M_B_PARITY [13]

R501 121R2F- GPR501 121R2F- GP

1 2

R502 80D6R2F -L-GPR 502 80D6R2F -L-GP

1 2

R503 100R2F- L1-GP-UR503 100R2F- L1-GP-U

1 2

Layout Note:Layout Note:

1D2V_S3

12

close to CPU

R505

R505 470R2F-GP

470R2F-GP

DY

1 2

R504

1 2

Do Not Stuff

ED502

Do Not Stuff

DDR4_DR AMRST# [12,13]

M_A_DQS_DN0 M_A_DQS_DN1 M_A_DQS_DN2 M_A_DQS_DN3 M_A_DQS_DN4 M_A_DQS_DN5 M_A_DQS_DN6

3

M_A_DQS_DN7

M_A_DQS_DP0 M_A_DQS_DP1 M_A_DQS_DP2 M_A_DQS_DP3 M_A_DQS_DP4 M_A_DQS_DP5 M_A_DQS_DP6 M_A_DQS_DP7

A A

5

4

M_A_DQS_DN[7: 0] [12] M_B_DQS_DN[7: 0] [13]

M_A_DQS_DP[7:0] [12]

M_B_DQS_DN0 M_B_DQS_DN1 M_B_DQS_DN2 M_B_DQS_DN3 M_B_DQS_DN4 M_B_DQS_DN5 M_B_DQS_DN6 M_B_DQS_DN7

M_B_DQS_DP0 M_B_DQS_DP1 M_B_DQS_DP2 M_B_DQS_DP3 M_B_DQS_DP4 M_B_DQS_DP5 M_B_DQS_DP6 M_B_DQS_DP7

2

M_B_DQS_DP[7:0] [13]

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

Title

Size Document Num ber Rev

A2

Date: Sheet of

Taipei Hsie n 221, Taiwan, R.O. C.

CPU_(DDR)

Taos KBL-U

1

5 105Monday, Decemb er 26, 2016

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = CPU

CPU1S

RESERVED SIGNALS-1

CFG[19:0][99]

D D

ITP_PMODE[99]

C C

TP601Do Not Stuff TP601Do Not Stuff TP602Do Not Stuff TP602Do Not Stuff

B B

PCH strap pin:

CFG3

DY

12

R604

R604 Do Not Stuff

Do Not Stuff

12

1 1

R60149D9R2F-GP R60149D9R2F-GP

CFG0 CFG1 CFG2 CFG3 CFG4 CFG5 CFG6 CFG7 CFG8 CFG9 CFG10 CFG11 CFG12 CFG13 CFG14 CFG15

CFG16 CFG17

CFG18 CFG19

CFG_RCOMP

RSVD_TP_BA70 RSVD_TP_BA68

G69 G68

H70 G71 H69 G70

E63

E66

E60

AY2 AY1

K46 K45

AL25 AL27

C71 B70

A52

BA70 BA68

G65

E61

E68 B67 D65 D67 E70 C68 D68 C67 F71

F70

F63

F66

F60

J71 J68

F65

F61

E8

D1 D3

CFG[0] CFG[1] CFG[2] CFG[3] CFG[4] CFG[5] CFG[6] CFG[7] CFG[8] CFG[9] CFG[10] CFG[11] CFG[12] CFG[13] CFG[14] CFG[15]

CFG[16] CFG[17]

CFG[18] CFG[19]

CFG_RCOMP ITP_PMODE RSVD#AY2

RSVD#AY1 RSVD#D1

RSVD#D3 RSVD#K46

RSVD#K45 RSVD#AL25

RSVD#AL27 RSVD#C71

RSVD#B70 RSVD#F60 RSVD#A52 RSVD_TP#BA70

RSVD_TP#BA68 RSVD#J71

RSVD#J68 VSS

VSS RSVD#F61

RSVD#E61

SKYLAKE-U-GP

[BDW Only]PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)

0 : ENABLED

CFG[3]

SET DFX ENABLED BIT IN DEBUG INTERFACE MSR

RESERVED SIGNALS-1

SKYLAKE_ULT

RSVD_TP_AW71 RSVD_TP_AW70

1 : DISABLED

CFG4

12

R605

R605 1KR2J-1-GP

1KR2J-1-GP

(#543016)

DISPLAY PORT PRESENCE STRAP

0 : ENABLED

CFG[4]

An external Display Port device is connected to the Embedded Display Port.

1 : DISABLED (Default) No Physical Display Port attached to Embedded DisplayPort*. No connect for disable.

19 OF 20

RSVD_TP#BB68 RSVD_TP#BB69

RSVD_TP#AK13 RSVD_TP#AK12

RSVD#BB2 RSVD#BA3

TP5 TP6

RSVD#D5 RSVD#D4 RSVD#B2 RSVD#C2

RSVD#B3 RSVD#A3

RSVD#AW1

RSVD#E1 RSVD#E2

RSVD#BA4 RSVD#BB4

RSVD#A4 RSVD#C4

TP4

RSVD#A69 RSVD#B69

RSVD#AY3 RSVD#D71

RSVD#C70 RSVD#C54

RSVD#D54

TP1 TP2

VSS

ZVM#

RSVD_TP#AW71 RSVD_TP#AW70

MSM#

PROC_SELECT#

BB68 BB69

AK13 AK12

BB2 BA3

AU5 AT5

D5 D4 B2 C2

B3 A3

AW1 E1

E2 BA4

BB4 A4

C4 BB5 A69

B69 AY3 D71

C70 C54

D54 AY4

BB3 AY71

AR56 AW71

AW70 AP56

C64

RSVD_TP_BB68 RSVD_TP_BB69

RSVD_TP_AK13 RSVD_TP_AK12

TP5_AU5 TP6_AT5

TP4_BB5

TP1_AY4 TP2_BB3

VSS_AY71 ZVM#

RSVD_TP_AW71 RSVD_TP_AW70

MSM# PROC_SELECT#

R602

1 2

Do Not Stuff

1 2

R603

R603 Do Not Stuff

Do Not Stuff

DY

1 1

1

1 1

TP603 Do Not StuffTP603 Do Not Stuff TP604 Do Not StuffTP604 Do Not Stuff

TP605 Do Not StuffTP605 Do Not Stuff TP606 Do Not StuffTP606 Do Not Stuff

TP607 Do Not StuffTP607 Do Not Stuff TP608 Do Not StuffTP608 Do Not Stuff

TP609 Do Not StuffTP609 Do Not Stuff

TP610 Do Not StuffTP610 Do Not Stuff TP611 Do Not StuffTP611 Do Not Stuff

TP616 Do Not StuffTP616 Do Not Stuff TP614 Do Not StuffTP614 Do Not Stuff

TP615 Do Not StuffTP615 Do Not Stuff TP617 Do Not StuffTP617 Do Not Stuff

#54469 CRB.

CFG TERMINATIONS

20140807 david

#544669 Rev0.52 (CRB)

+VCCST_CPU

A A

5

SKL(#543016): Processor strap CFG[4] should be pulled low to enable embedded DisplayPort*

4

3

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

Size Document Number Rev

A3

Date: Sheet of

2

Date: Sheet of

Taipei Hsien 221, Taiwan, R.O.C.

CPU_(RESERVED)

Taos KBL-U

6 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = CPU

CPU1M

AA63 AA64 AA66 AA67 AA69 AA70 AA71 AC64 AC65 AC66 AC67 AC68 AC69 AC70 AC71

A48 A53 A58 A62 A66

J43 J45 J46 J48 J50 J52 J53 J55 J56 J58 J60 K48 K50 K52 K53 K55 K56 K58 K60 L62 L63 L64 L65 L66 L67 L68 L69 L70 L71 M62 N63 N64 N66 N67 N69

J70 J69

CPU1M

CPU POWER 2 OF 4

VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT

VCCGT_SENSE VSSGT_SENSE

SKYLAKE-U-GP

SKYLAKE_ULT

+VCCGT

CPU1L

AM32 AM33 AM35 AM37 AM38

AG62

AK33 AK35 AK37 AK38 AK40 AL33 AL37 AL40

AK32 AB62

AC63 AE63

AE62

AL63 AJ62

A30 A34 A39 A44

G30 K32

P62 V62

H63 G61

CPU1L

VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC

RSVD_K32

RSVD#K32

RSVD_AK32

RSVD#AK32 VCCOPC

VCCOPC VCCOPC

VCC_OPC_1P8 VCC_OPC_1P8 VCCOPC_SENSE

VSSOPC_SENSE VCCEOPIO

VCCEOPIO VCCEOPIO_SENSE

VSSEOPIO_SENSE

SKYLAKE-U-GP

CPU POWER 1 OF 4

SKYLAKE_ULT

VCC_CORE VCC_C ORE

D D

12

FC701Do Not StuffDYFC701Do Not Stuff

DY

TP704Do N ot Stuff TP7 04Do Not Stuff

C C

Layout Note: The total Length of Data and Clock (from CPU to each VR) must be equal (±0.1 inch). Route the Alert signal between the Clock and the Data signals.

VCC_OPC_1P8 _H63

1

12 OF 20

VCC_SENSE

VSS_SENSE

VIDALERT#

VIDSCK

VIDSOUT VCCSTG

G32

VCC

G33

VCC

G35

VCC

G37

VCC

G38

VCC

G40

VCC

G42

VCC

J30

VCC

J33

VCC

J37

VCC

J40

VCC

K33

VCC

K35

VCC

K37

VCC

K38

VCC

K40

VCC

K42

VCC

K43

VCC

E32 E33

H_CPU_SVIDALR T#

B63

H_CPU_SVIDC LK

A63

H_CPU_SVIDD AT

D64

+VCCFUSE PRG

G20

20160607 add 0.1u to +Vccgt don’t DY

12

FC702Do Not StuffDYFC702Do Not Stuff

DY

VCC_SENSE [7,46] VSS_SENSE [7,46 ]

R703

1 2

Do Not Stuff

20161024 0ohm to short pad

VCCGT_SEN SE[7,46] VSSGT_SENSE[7,46]

+VCCSTG

12

FC703SCD1U25V2KX-GP

WWAN

SVID DATA

+VCCST_CP U

CLOSE TO CPU

H_CPU_SVIDD AT

SVID CLOCK

B B

H_CPU_SVIDC LK

12

R726

#543016

100R2F-L1-GP- U

1 2

20161024 0ohm to short pad

Do Not Stuff

R732

1 2

20161024 0ohm to short pad

Do Not Stuff

R709

+VCCST_CP U

12

R723

DY

Do Not Stuff

#543016 CLOSE TO VR

VR_SVID_DATA [46]

VR_SVID_CLK [46]

SVID_543016:

13 OF 20

VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT

VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX VCCGTX

VCCGTX_SENSE

VSSGTX_SENSE

N70 N71 R63 R64 R65 R66 R67 R68 R69 R70 R71 T62 U65 U68 U71 W63 W64 W65 W66 W67 W68 W69 W70 W71 Y62

AK42 AK43 AK45 AK46 AK48 AK50 AK52 AK53 AK55 AK56 AK58 AK60 AK70 AL43 AL46 AL50 AL53 AL56 AL60 AM48 AM50 AM52 AM53 AM56 AM58 AU58 AU63 BB57 BB66

AK62 AL61

+VCCGT

+VDDQ_CPU _CLK

12

FC704Do Not StuffDYFC704Do Not Stuff

DY

20160617 follow up vegas as the same DY

12

DY

20160822 DY to stuff 1u to 470P by RF

C722

C722 Do Not Stuff

Do Not Stuff

FC705

20160712 stuff by location

#544669 CRB.

R705

1 2

Do Not Stuff

20161024 0ohm to short pad

SC470P50V2KX-L-GP

WWAN

12

DY

DY DY

DY

+VDDQ_CPU _CLK1D2V_S3

1D2V_S3

12

FC708Do Not StuffDYFC708Do Not Stuff

DY

12

C719

C719 Do Not Stuff

Do Not Stuff

+VDDQ_CPU _CLK

C715S C10U6D3V3MX- GP C715SC10U6D3V3MX-GP

+VCCST_CP U

C716D o Not Stuff

+VCCSTG

C717D o Not Stuff

1D2V_S3

C718D o Not Stuff

+V1.00U_CPU

12

AK28 AK30 AL30 AL42 AM28 AM30 AM42

AK23 AK25 G23 G25 G27 G28 J22 J23 J27 K23 K25 K27 K28 K30

AM23 AM22

H21 H20

+VCCIO

+VCCIO(ICCMAX.=2.73A)

+VCCSA

VCCSA_SENS E VSSSA_SENSE

12

FC706Do Not StuffDYFC706Do Not Stuff

DY

12

FC707Do Not StuffDYFC707Do Not Stuff

DY

VSSSA_SENSE [46] VCCSA_SENS E [ 46]

+VCCSA

12

R735

R735 100R2F-L1-GP- U

100R2F-L1-GP- U

12

R734

R734 100R2F-L1-GP- U

100R2F-L1-GP- U

CPU1N

CPU POWER 3 OF 4

AU23

VDDQ

AU28

VDDQ

AU35

VDDQ

AU42

VDDQ

BB23

VDDQ

BB32

VDDQ

BB41

VDDQ

BB47

VDDQ

BB51

VDDQ

AM40

0.12 A

C721

Do Not Stuff

VCC_CORE

+VCCGT

A18 A22

AL23

K20 K21

12

R719

R719 100R2F-L1-GP- U

100R2F-L1-GP- U

12

R720

R720 100R2F-L1-GP- U

100R2F-L1-GP- U

12

R721

R721 100R2F-L1-GP- U

100R2F-L1-GP- U

12

R722

R722 100R2F-L1-GP- U

100R2F-L1-GP- U

VDDQC VCCST VCCSTG VCCPLL_OC VCCPLL

VCCPLL

SKYLAKE-U-GP

0.04 A

12

C720

DY

SCD1U16V2KX-3GP

14 OF 20

VCCIO VCCIO

SKYLAKE_ULT

VCCIO VCCIO VCCIO VCCIO VCCIO

VCCSA VCCSA VCCSA VCCSA VCCSA VCCSA VCCSA VCCSA VCCSA VCCSA VCCSA VCCSA VCCSA VCCSA

VCCIO_SENSE

VSSIO_SENSE

VSSSA_SENSE

VCCSA_SENSE

VCC_SENSE [7,46]

VSS_SENSE [7,46]

Layout Note:

1. Place close to CPU

2. VCC_SENSE/ VSS_SENSE impedance=50 ohm

3. Length match<25mil

VCCGT_SEN SE [7,46]

VSSGT_SENSE [7,46]

+VCCST_CP U

#543016

12

CLOSE TO CPU

R727

R727 56R2J-4-GP

56R2J-4-GP

R728

H_CPU_SVIDALR T#

A A

R728

12

220R2J-L2-GP

5

VR_SVID_ALERT# [46]

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

Title

Size Document Num ber Rev

Size Document Num ber Rev A2

A2

Monday, Decemb er 26, 2016

Date: Sheet of

4

3

2

Date: Sheet of

Taipei Hsie n 221, Taiwan, R.O. C.

CPU(VCC_CORE)

Taos KBL-U

1

7 105

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = CPU

D D

CPU1A

SKYLAKE_ULT

HDMI_DATA2#[57]

HDMI_DATA2[57]

HDMI

3D3V_S0

RN801

2 3 1

SRN2K2J-1-GP

C C

3D3V_S0

R804

1 2

2K2R2J-2-GP

2K2R2J-2-GP R803

R803

1 2

Do Not Stuff

DY

CPU_DP1_CTRL_DATA CPU_DP1_CTRL_CLK

4

CPU_DP2_CTRL_DATA

CPU_DP2_CTRL_CLK

DP to VGA

HDMI

Check

+VCCIO

HDMI_DATA1#[57]

HDMI_DATA1[57]

HDMI_DATA0#[57]

HDMI_DATA0[57]

HDMI_CLK#[57]

PCH_DPC_N0[66]

PCH_DPC_P0[66]

PCH_DPC_N1[66]

PCH_DPC_P1[66]

R801

1 2

24D9R2F-L-GP

HDMI_CLK[57]

CPU_DP1_CTRL_CLK[57]

CPU_DP1_CTRL_DATA[57]

Do Not Stuff

TP802

CPU_DP2_CTRL_CLK CPU_DP2_CTRL_DATA

DDPD_CTRLDATA

1

EDP_COMP

(#543016) eDP_RCOMP Guideline

Signal Trace

Width

eDP_RCOMP 20 mils 25 mils 24.9 Ω ±1%

Isolation Spacing

Resistor Value

Length

Max = 100 mils

E55

DDI1_TXN[0]

F55

DDI1_TXP[0]

E58

DDI1_TXN[1]

F58

DDI1_TXP[1]

F53

DDI1_TXN[2]

G53

DDI1_TXP[2]

F56

DDI1_TXN[3]

G56

DDI1_TXP[3]

C50

DDI2_TXN[0]

D50

DDI2_TXP[0]

C52

DDI2_TXN[1]

D52

DDI2_TXP[1]

A50

DDI2_TXN[2]

B50

DDI2_TXP[2]

D51

DDI2_TXN[3]

C51

DDI2_TXP[3]

L13

GPP_E18/DDPB_CTRLCLK

L12

GPP_E19/DDPB_CTRLDATA

N7

GPP_E20/DDPC_CTRLCLK

N8

GPP_E21/DDPC_CTRLDATA

N11

GPP_E22

N12

GPP_E23

E52

EDP_RCOMP

SKYLAKE-U-GP

(#543016) The Skylake U/Y processor supports only two DDI ports - Port 1 and Port 2.

SKYLAKE_ULT

DDI

DISPLAY SIDEBANDS

Strap

EDP

GPP_E13/DDPB_HPD0 GPP_E14/DDPC_HPD1 GPP_E15/DDPD_HPD2 GPP_E16/DDPE_HPD3

1 OF 20

EDP_TXN[0] EDP_TXP[0] EDP_TXN[1] EDP_TXP[1] EDP_TXN[2] EDP_TXP[2] EDP_TXN[3] EDP_TXP[3]

EDP_AUXN EDP_AUXP

EDP_DISP_UTIL

DDI1_AUXN DDI1_AUXP DDI2_AUXN DDI2_AUXP

RSVD#G46

RSVD#F46

GPP_E17/EDP_HPD

EDP_BKLTEN

EDP_BKLTCTL

EDP_VDDEN

C47 C46 D46 C45 A45 B45 A47 B47

E45 F45

B52 G50

F50 E48 F48 G46 F46

L9 L7 L6 N9 L10

R12 R11 U13

EDP_DISP_UTIL

CPU_DP2_HPD1

1

R805

1 2

Do Not Stuff

eDP_TX_CPU_N0 [55] eDP_TX_CPU_P0 [55] eDP_TX_CPU_N1 [55] eDP_TX_CPU_P1 [55]

eDP_AUX_CPU_N [55] eDP_AUX_CPU_P [55]

TP801 Do Not StuffTP801 Do Not Stuff

PCH_DPC_AUXN [66] PCH_DPC_AUXP [66]

CPU_DP1_HPD [57] CPU_DP2_HPD [66] SIO_EXT_SMI#_R [24]

EDP_HPD [55]

L_BKLT_EN [24] L_BKLT_CTRL [55] EDP_VDD_EN [55]

3D3V_S0

(#543016) DDI Disabling and Termination Guidelines

B B

Port Strap Enable Port Disable Port

Port 1

Port 2

DDPB_CTRLDATA

DDPC_CTRLDATA

PU to 3.3 V with 2.2-k ±5% resistor

NC

SIO_EXT_SMI#_R

Strap pin:

Port B / Port C Detected

DDPB_CTRLDATA

DDPC_CTRLDATA

These two signals have weak internal pull-down.

Design Guideline: Skylake processor signal eDP_RCOMP should be connected to the VCCIO rail via a single 24.9 ±1% Ω resistor.

A A

5

Sampled at rising edge of PCH_PWROK

0 = Port B is not detected. 1 = Port B is detected.

*

0 = Port C is not detected. 1 = Port C is detected.

*

4

3

12

R806

R806 100KR2J-1-GP

100KR2J-1-GP

R802 10KR2J-3-GPR802 10KR2J-3-GP

1 2

CPU_DP2_HPD

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

Size Document Number Rev

A3

Date: Sheet of

2

Date: Sheet of

Taipei Hsien 221, Taiwan, R.O.C.

CPU_(DISPLAY)

Taos KBL-U

8 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = CPU

D D

C C

(Blanking)

B B

2.DIS

Wistron Corporation

A A

Title

Size Document Number Rev

A4

Date: Sheet of

5

4

3

Date: Sheet of

(Reserved)

2

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Taos KBL-U

9 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

Main Func = CPU

5

4

3

2

1

(#543016 PDG)

CORE

D D

C C

VCC_CORE

+VCCIO

PC1001

12

PC1010

12

PC1021

12

SC22U6D3V3MX-1-GP

PC1002

12

PC1011

12

PC1022

12

PC1003

12

SC22U6D3V3MX-1-GP

PC1012

12

SC22U6D3V3MX-1-GP

PC1023

12

SC22U6D3V3MX-1-GP

22U 0603 x 30

PC1005

PC1004

12

SC22U6D3V3MX-1-GP

PC1014

PC1013

12

SC22U6D3V3MX-1-GP

PC1024

PC1025

12

SC22U6D3V3MX-1-GP

PC1006

12

PC1015

12

PC1026

12

SC22U6D3V3MX-1-GP

PC1008

PC1007

12

SC22U6D3V3MX-1-GP

PC1016

PC1017

12

SC22U6D3V3MX-1-GP

PC1027

PC1028

12

SC22U6D3V3MX-1-GP

+VCCPRIM_COR E

PC1009

12

SC22U6D3V3MX-1-GP

20160607 add 0.1U to Vcc_CoreF DON’T DY

PC1019

PC1020

PC1018

12

SC22U6D3V3MX-1-GP

PC1030

PC1029

12

SC22U6D3V3MX-1-GP

12

SC22U6D3V3MX-1-GP

FC1002SCD1U25V2KX-GP

FC1001Do Not StuffDYFC1001Do Not Stuff

FC1003Do Not StuffDYFC1003Do Not Stuff

WWAN

DY

20160822 change 22u to 10 u and stuff by EMI

+VCCSA

12

VCCSA

1D2V_S3

12

PC1056SC10U6D3V3MX-GP PC1056SC10U6D3V3MX-GP

PC1055SC10U6D3V3MX-GP PC1055SC10U6D3V3MX-GP

12

EC1063Do Not StuffDYEC1063Do Not Stuff

EC1062Do Not StuffDYEC1062Do Not Stuff

DY

PC1046

PC1048

12

SC22U6D3V3MX-1-GP

20160822 stuff by EMI

20161208 change stuff to DY

12

PC1058SC10U6D3V3MX-GP PC1058SC10U6D3V3MX-GP

PC1057SC10U6D3V3MX-GP PC1057SC10U6D3V3MX-GP

12

EC1001Do Not StuffDYEC1001Do Not Stuff

PC1064

DY

Do Not Stuff

20160822 change EC to FC ,DY to stuff and 1u to 470P by RF

EC1059Do Not StuffDYEC1059Do Not Stuff

DY

FC1006

SC470P50V2KX-L-GP

WWAN

12

EC1060Do Not StuffDYEC1060Do Not Stuff

DY

12

EC1004Do Not StuffDYEC1004Do Not Stuff

DY

10U 0603 x 4

12

PC1061Do Not StuffDYPC1061Do Not Stuff

DY

12

FC1005

EC1002Do Not StuffDYEC1002Do Not Stuff

SC470P50V2KX-L-GP

WWAN

DY

22U 0603 x 9

PC1053

PC1049

12

PC1050

PC1051

12

SC22U6D3V3MX-1-GP

PC1053

PC1052

12

SC22U6D3V3MX-1-GP

DY

12

20160822 stuff by EMI 20160823 change EMI to RD and 1u to 470P

Do Not Stuff

+VCCIO(ICCMAX.=2.73A)

12

PC1037Do Not StuffDYPC1037Do Not Stuff

PC1036S C22U6D3V3MX-1-GP PC1036SC22U6D3V3MX-1-GP

PC1035S C22U6D3V3MX-1-GP PC1035SC22U6D3V3MX-1-GP

B B

+VCCGT

DY

VCCGT

PC1031

12

SC22U6D3V3MX-1-GP

PC1032

12

PC1033

12

SC22U6D3V3MX-1-GP

PC1038

PC1039

12

SC22U6D3V5MX-2GP

22U 0603 x28

PC1034

PC1041

12

SC22U6D3V3MX-1-GP

PC1097

PC1098

Do Not Stuff

PC1079

12

PC1098

12

Do Not Stuff

DY

SC22U6D3V3MX-1-GP

12

FC1004Do Not StuffDYFC1004Do Not Stuff

DY

PC1068

PC1066

PC1074

12

PC1065

12

SC22U6D3V3MX-1-GP

PC1075

12

PC1066

12

DY

PC1076

12

SC22U6D3V3MX-1-GP

PC1047

PC1054

PC1070

12

PC1054

12

SC22U6D3V3MX-1-GP

PC1072

PC1071

PC1073

12

SC22U6D3V3MX-1-GP

12

PC1069

PC1044

PC1042

12

SC22U6D3V3MX-1-GP

PC1044

PC1043

12

SC22U6D3V3MX-1-GP

12

SC22U6D3V3MX-1-GP

PC1068

PC1067

12

Do Not Stuff

DY

PC1078

PC1077

12

SC22U6D3V3MX-1-GP

PC1094

PC1085

PC1086

PC1084

12

PC1086

12

SC22U6D3V3MX-1-GP

PC1080

12

SC22U6D3V3MX-1-GP

A A

5

12

SC22U6D3V3MX-1-GP

PC1083

PC1081

PC1082

PC1080

PC1087

12

PC1089

PC1090

PC1088

12

SC22U6D3V3MX-1-GP

DY

PC1091

12

Do Not Stuff

DY

4

PC1092

12

PC1094

PC1093

PC1095

PC1096

12

Do Not Stuff

DY

Do Not Stuff

DY

Do Not Stuff

DY

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

Title

Size Document Num ber Rev

A2

Date: Sheet of

3

2

Date: Sheet of

Taipei Hsie n 221, Taiwan, R.O. C.

CPU_(Power CAP1)

Taos KBL-U

1

X00

10 105Monday, Decemb er 26, 2016

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = CPU

20160712 DY

+VCCGT

12

C1136

C1138

DY

Do Not Stuff

D D

12

C1147

12

C1150

C1149

C1148

DY

Do Not Stuff

1U 0402 x 6

DY

Do Not Stuff

+VCCIO

+VCCIO(ICCMAX.=2.73A)

12

C1151

C1152

SC1U10V2KX-1GP

VCCIO

12

C1153

C1154

SC1U10V2KX-1GP

PCH DERIVED RAILS

R1117

1 2

Do Not Stuff

R1118

1 2

Do Not Stuff

R1112

Do Not Stuff

+VCCPRIM_COR E

20161026 0ohm to short pad

+V1.00A_SIP

C1113

Do Not StuffDYC1113

Do Not Stuff

12

DY

1D0V_S5

C C

20161024 0ohm to short pad

3D3V_S5_PCH +V3.3A_SIP

1 2

20161024 0ohm to short pad

+VCCMPHYGTAON_1P0(ICCMAX.=2.12A)

20160630 change +1.8V to 1D8V_S5

1D8V_S5 +V1.8A_S IP

R1139

1 2

B B

A A

Do Not Stuff

20161024 0ohm to short pad

20160712 DY

VCC_CORE

C1122

Do Not StuffDYC1122

Do Not Stuff

12

DY

20160712 DY

+V3.3A_SIP

12

C1103

C1101

C1102

DY

Do Not Stuff

12

C1116

C1117

DY

Do Not Stuff

1U 0402 x 5

+V3.3A_SIP

C1123

Do Not StuffDYC1123

Do Not Stuff

20160720 change 78.10623.51L to 78.10610.5BL

12

DY

C1183

+VCCMPHYGTA ON_1P0_LS_SIP

12

C1182

C1174

C1182

SC1U10V2KX-1GP

DY

+VCCMPHYGTA ON_1P0_LS_SIP

R1101

Do Not Stuff

1 2

Do Not Stuff

20161024 0ohm to short pad

+VCCAPLLEBB_1 P0 +VCCMPHYGTA ON_1P0_LS_SIP

C1180

C1173

12

DY

Do Not Stuff

SC1U10V2KX-1GP

+VCCMPHYGTA ON_1P0_LS_SIP

R1102

1 2

Do Not Stuff

20161024 0ohm to short pad

+VCCAMPHYPLL_1P 0_L

SC22U6D3V3MX-1-GP

12

C1181

C1172

SC1U10V2KX-1GP

12

20161024 0ohm to short pad

20160720 change 78.10623.51L to 78.10610.5BL

R1106

1 2

Do Not Stuff

+VCCSRAM_1P 0

12

C1176

SC10U6D3V3MX-GP

C1175

SC1U10V2KX-1GP

U-line 23e 28W IccMax current-10ms max = 34 A

5

2.DIS

SC10U6D3V3MX-GP

4

3

2

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

Title

Size Document Num ber Rev

A2

Date: Sheet of

Taipei Hsie n 221, Taiwan, R.O. C.

CPU_(Power CAP2)

Taos KBL-U

1

11 105Monday, Decemb er 26, 2016

X00

Vinaﬁx.com

Main Func = DDR SODIMM

5

4

3

2

1

20160815 DM1 DM2 change symbol

M_A_A0[5]

M_A_A1[5] M_A_A2[5] M_A_A3[5] M_A_A4[5] M_A_A5[5] M_A_A6[5] M_A_A7[5] M_A_A8[5]

D D

C C

1D2V_S3

1 2

R1215 Do Not Stuff

ED1217

ED1217 Do Not Stuff

Do Not Stuff

R1215 Do Not Stuff

DDR4_DR AMRST#

12

DY

M_A_A9[5] M_A_A10[5] M_A_A11[5] M_A_A12[5] M_A_A13[5] M_A_A14[5] M_A_A15[5] M_A_A16[5]

M_A_BA0[5]

M_A_BA1[5]

M_A_BG0[5]

M_A_BG1[5]

M_A_CLK0[5]

M_A_CLK#0[5]

M_A_CLK1[5]

M_A_CLK#1[5]

M_A_CKE0[5] M_A_CKE1[5]

M_A_CS#0[5] M_A_CS#1[5]

M_A_DIMA_ODT0[5] M_A_DIMA_ODT1[5]

DDR4_DR AMRST#[5,13] M_A_ACT_N[5] M_A_ALERT_N[5]

DY

M_A_PARITY[5]

12

C1229

SCD1U16V2KX-3GP

PCH_SMBDAT A[13,18,65,66,67,99]

PCH_SMBCLK[13,18,65,66,67,99]

SA0_CHA_DIM0 SA1_CHA_DIM0 SA2_CHA_DIM0

TS#_DIMM0_1

M_VREF_CA_D IMMA

DM1A

144

A0

133

A1

132

A2

131

A3

128

A4

126

A5

127

A6

122

A7

125

A8

121

A9

146

A10/AP

120

A11

119

A12

158

A13

151

WE#/A14

156

CAS#/A15

152

RAS#/A16

150

BA0

145

BA1

115

BG0

113

BG1

92

CB0/NC

91

CB1/NC

101

CB2/NC

105

CB3/NC

88

CB4/NC

87

CB5/NC

100

CB6/NC

104

CB7/NC

137

CK0_T

139

CK0_C

138

CK1_T/NF

140

CK1_C/NF

109

CKE0

110

CKE1

149

CS0#

157

CS1#

162

C0/CS2#/NC

165

C1/CS3#/NC

155

ODT0

161

ODT1

256

SA0

260

SA1

166

SA2

254

SDA

253

SCL

108

RESET#

114

ACT#

116

ALERT#

134

EVENT#/NF

143

PARITY

164

VREFCA

DDR4-260P-9-GP-U

062.10011.00J1

Layout note: closed to Dimm

1D2V_S3

RN1201

1

4

2 3

SRN1KJ-7-G P

B B

M_VREF_CA_D IMMA

R1206

1 2

2R2F-GP

12

C1222

C1222 SCD022U16V2KX -3GP

SCD022U16V2KX -3GP

+V_VREF_PATH 1

12

R1209

24D9R2F-L-G P

V_SM_VREF_CN TA [5]

1 OF 4

DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31 DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39 DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47 DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55 DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63

4 OF 4

DM1D

4 OF 4

0D6V_S0

12

C1225

10 14 15 18 19 22 23 26 27 30 31 35 36 39 40 43 44 47 48 51 52 56 57 60 61 64 65 68 69 72 73 77 78 81 82 85 86 89 90 93 94 98

SC1U10V2KX-1GP

DM1D

VSS1VSS

2

VSS

5

VSS

6

VSS

9

VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS

DDR4-260P-9-GP-U

12

C1226

SC1U10V2KX-1GP

99 102

VSS

103

VSS

106

VSS

107

VSS

167

VSS

168

VSS

171

VSS

172

VSS

175

VSS

176

VSS

180

VSS

181

VSS

184

VSS

185

VSS

188

VSS

189

VSS

192

VSS

193

VSS

196

VSS

197

VSS

201

VSS

202

VSS

205

VSS

206

VSS

209

VSS

210

VSS

213

VSS

214

VSS

217

VSS

218

VSS

222

VSS

223

VSS

226

VSS

227

VSS

230

VSS

231

VSS

234

VSS

235

VSS

238

VSS

239

VSS

243

VSS

244

VSS

247

VSS

248

VSS

251

VSS

252

VSS

UN 0225

0D6V_S0

12

C1223

C1230

Do Not Stuff

DY

for placement modifu 2015/10/19

2D5V_S3

12

C1211

DY

12

C1231

Do Not Stuff

DY

C1232

0D6V_S0

DY

Do Not Stuff

12

C1227

C1224

Do Not Stuff

DY

12

C1213

C1212

DY

C1213

C1207

Do Not Stuff

SC1U10V2KX-1GP

DY

Do Not Stuff

8

DQ0

7

DQ1

20

DQ2

21

DQ3

4

DQ4

3

DQ5

16

DQ6

17

DQ7

28

DQ8

29

DQ9

41 42 24 25 38 37 50 49 62 63 46 45 58 59 70 71 83 84 66 67 79 80 174 173 187 186 170 169 183 182 195 194 207 208 191 190 203 204 216 215 228 229 211 212 224 225 237 236 249 250 232 233 245 246

20160615 DDR swap

3D3V_S0

M_A_DQ0 [5] M_A_DQ1 [5] M_A_DQ2 [5] M_A_DQ3 [5] M_A_DQ4 [5] M_A_DQ5 [5] M_A_DQ6 [5] M_A_DQ7 [5] M_A_DQ8 [5] M_A_DQ9 [5] M_A_DQ10 [5] M_A_DQ11 [5] M_A_DQ12 [5] M_A_DQ13 [5] M_A_DQ14 [5] M_A_DQ15 [5] M_A_DQ16 [5] M_A_DQ17 [5] M_A_DQ18 [5] M_A_DQ19 [5] M_A_DQ20 [5] M_A_DQ21 [5] M_A_DQ22 [5] M_A_DQ23 [5] M_A_DQ24 [5] M_A_DQ25 [5] M_A_DQ26 [5] M_A_DQ27 [5] M_A_DQ28 [5] M_A_DQ29 [5] M_A_DQ30 [5] M_A_DQ31 [5] M_A_DQ45 [5] M_A_DQ40 [5] M_A_DQ47 [5] M_A_DQ46 [5] M_A_DQ41 [5] M_A_DQ44 [5] M_A_DQ43 [5] M_A_DQ42 [5] M_A_DQ37 [5] M_A_DQ33 [5] M_A_DQ35 [5] M_A_DQ39 [5] M_A_DQ32 [5] M_A_DQ36 [5] M_A_DQ34 [5] M_A_DQ38 [5] M_A_DQ51 [5] M_A_DQ50 [5] M_A_DQ55 [5] M_A_DQ54 [5] M_A_DQ52 [5] M_A_DQ53 [5] M_A_DQ48 [5] M_A_DQ49 [5] M_A_DQ57 [5] M_A_DQ56 [5] M_A_DQ58 [5] M_A_DQ61 [5] M_A_DQ59 [5] M_A_DQ63 [5] M_A_DQ62 [5] M_A_DQ60 [5]

󴴨󴴨󴴨󴴨sw󳠃󳠃󳠃󳠃󴧖󴧖󴧖󴧖

R1204 Do N ot Stuff

12

DY

1 2

Do Not Stuff

R1208 Do N ot Stuff

DY

1 2

Do Not Stuff

R1211 Do N ot Stuff

DY

1 2

Do Not Stuff

12

R1205

R1210

R1212

1D2V_S3

DM1B

20160615 DDR swap

DM0#/DBI0# DM2#/DBI2#

DM3#/DBI3# DM4#/DBI4# DM5#/DBI5# DM6#/DBI6# DM7#/DBI7#

DM8#/DBI#/NC

DDR4-260P-9-GP-U

SA0_CHA_DIM0

SA1_CHA_DIM0

SA2_CHA_DIM0

2 OF 4

DQS0_C DQS0_T DQS1_C DQS1_T DQS2_C DQS2_T DQS3_C DQS3_T DQS4_C DQS4_T DQS5_C DQS5_T DQS6_C DQS6_T DQS7_C DQS7_T DQS8_C DQS8_T

DM1#/DBI#

111 112 117 118 123 124 129 130 135 136 141 142 147 148 153 154 159 160 163

11 13 32 34 53 55 74 76 177 179 198 200 219 221 240 242 95 97

12 33 54 75 178 199 220 241 96

DM1C

VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD

DDR4-260P-9-GP-U

1D2V_S3

M_A_DQS_DN0 M_A_DQS_DP0 M_A_DQS_DN1 M_A_DQS_DP1 M_A_DQS_DN2 M_A_DQS_DP2 M_A_DQS_DN3 M_A_DQS_DP3 M_A_DQS_DN5 M_A_DQS_DP5 M_A_DQS_DN4 M_A_DQS_DP4 M_A_DQS_DN6 M_A_DQS_DP6 M_A_DQS_DN7 M_A_DQS_DP7

3 OF 4

VDDSPD

VPP VPP

VTT

261 262

NP1 NP2

12

C1208

SC10U6D3V3MX-GP

12

C1214

SC1U10V2KX-1GP

12

C1202

12

C1215

1D2V_S3

3D3V_S0

255

257 259

258

261 262

NP1 NP2

SC10U6D3V3MX-GP

SC1U10V2KX-1GP

12

C1209

Do Not Stuff

DY

12

C1216

SC1U10V2KX-1GP

M_A_DQS_DN0 M_A_DQS_DN1 M_A_DQS_DN2 M_A_DQS_DN3 M_A_DQS_DN4 M_A_DQS_DN5 M_A_DQS_DN6 M_A_DQS_DN7

M_A_DQS_DP0 M_A_DQS_DP1 M_A_DQS_DP2 M_A_DQS_DP3 M_A_DQS_DP4 M_A_DQS_DP5 M_A_DQS_DP6 M_A_DQS_DP7

DY

0D6V_S0

12

C1203

Do Not Stuff

12

C1217

Do Not Stuff

2D5V_S3

12

C1228

R1216

Do Not Stuff

DY

12

C1204

SC10U6D3V3MX-GP

12

C1218

Do Not Stuff

DY

12

C1206

C1205

C1210

Do Not Stuff

SC10U6D3V3MX-GP

DY

12

EC1220

C1221

C1219

SC1U10V2KX-1GP

Do Not Stuff

SCD1U25V2KX-GP

20160822 change C1220 to EC1220 and stuff by EMI

M_A_DQS_DN[7: 0] [5]

M_A_DQS_DP[7:0] [5]

A A

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

Title

Size Document Num ber Rev

Size Document Num ber Rev A2

A2

Monday, Decemb er 26, 2016

Date: Sheet of

5

4

3

2

Date: Sheet of

Taipei Hsie n 221, Taiwan, R.O. C.

DDR3-SODIMM1

Taos KBL-U

1

12 105

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = DDR4 SODIMM

DM2A

SA0_CHB_DIM0 SA1_CHB_DIM0 SA2_CHB_DIM0

TS#_DIMM1_1

144 133 132 131 128 126 127 122 125 121 146 120 119 158 151 156 152

150 145 115 113

92

91 101 105

88

87 100 104

137 139 138 140

109 110

149 157 162 165

155 161

256 260 166

254 253

108 114 116 134

143 164

A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12 A13 WE#/A14 CAS#/A15 RAS#/A16

BA0 BA1 BG0 BG1

CB0/NC CB1/NC CB2/NC CB3/NC CB4/NC CB5/NC CB6/NC CB7/NC

CK0_T CK0_C CK1_T/NF CK1_C/NF

CKE0 CKE1

CS0# CS1# C0/CS2#/NC C1/CS3#/NC

ODT0 ODT1

SA0 SA1 SA2

SDA SCL

RESET# ACT# ALERT# EVENT#/NF

PARITY VREFCA

DDR4-260P-9-GP-U

M_B_A0[5] M_B_A1[5] M_B_A2[5] M_B_A3[5] M_B_A4[5] M_B_A5[5] M_B_A6[5] M_B_A7[5] M_B_A8[5] M_B_A9[5] M_B_A10[5] M_B_A11[5]

D D

C C

1D2V_S3

DDR4_DR AMRST#

12

ED1302

ED1302 Do Not Stuff

Do Not Stuff

DY

PCH_SMBDAT A[12,18,65,66,67,99]

R1312

1 2

DY

Do Not Stuff

M_B_A12[5] M_B_A13[5] M_B_A14[5] M_B_A15[5] M_B_A16[5]

M_B_BA0[5]

M_B_BA1[5]

M_B_BG0[5]

M_B_BG1[5]

M_B_CLK0[5]

M_B_CLK#0[5]

M_B_CLK1[5]

M_B_CLK#1[5]

M_B_CKE0[5] M_B_CKE1[5]

M_B_CS#0[5] M_B_CS#1[5]

M_B_DIMB_ODT0[5] M_B_DIMB_ODT1[5]

PCH_SMBCLK[12,18,65,66,67,99]

DDR4_DR AMRST#[ 5,12,13] M_B_ACT_N[5] M_B_ALERT_N[5]

M_B_PARITY[5]

M_VREF_CA_D IMMB

12

C1301

SCD1U16V2KX-3GP

Layout note: closed to Dimm

B B

1D2V_S3

RN1301

1 2 3

SRN1KJ-7-G P

4

M_VREF_CA_D IMMB

R1305

1 2

2R2F-GP

12

C1323

C1323 SCD022U16V2KX -3GP

SCD022U16V2KX -3GP

+V_VREF_PATH 2

12

R1309

R1309 24D9R2F-L-G P

24D9R2F-L-G P

1 OF 4

DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8

DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31 DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39 DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47 DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55 DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63

V_SM_VREF_CN TB [5]

3D3V_S0

R1311

R1303

20160615 DDR swap

󴴨󴴨󴴨󴴨sw󳠃󳠃󳠃󳠃󴧖󴧖󴧖󴧖

DY

R1302 Do Not Stuff

12

1 2

Do Not Stuff

R1306 10KR 2F-L1-GPR1306 10KR 2F-L1-GP

12

R1307 Do Not Stuff

12

DY

R1310 Do Not Stuff

12

1 2

Do Not Stuff

M_B_DQ1 [5] M_B_DQ5 [5] M_B_DQ7 [5] M_B_DQ3 [5] M_B_DQ0 [5] M_B_DQ4 [5] M_B_DQ6 [5] M_B_DQ2 [5]

M_B_DQ9 [5] M_B_DQ14 [5] M_B_DQ13 [5] M_B_DQ11 [5]

M_B_DQ8 [5] M_B_DQ12 [5] M_B_DQ10 [5] M_B_DQ15 [5] M_B_DQ16 [5] M_B_DQ17 [5] M_B_DQ18 [5] M_B_DQ19 [5] M_B_DQ20 [5] M_B_DQ21 [5] M_B_DQ22 [5] M_B_DQ23 [5] M_B_DQ24 [5] M_B_DQ25 [5] M_B_DQ26 [5] M_B_DQ27 [5] M_B_DQ28 [5] M_B_DQ29 [5] M_B_DQ30 [5] M_B_DQ31 [5] M_B_DQ32 [5] M_B_DQ33 [5] M_B_DQ34 [5] M_B_DQ35 [5] M_B_DQ36 [5] M_B_DQ37 [5] M_B_DQ38 [5] M_B_DQ39 [5] M_B_DQ40 [5] M_B_DQ41 [5] M_B_DQ42 [5] M_B_DQ43 [5] M_B_DQ44 [5] M_B_DQ45 [5] M_B_DQ46 [5] M_B_DQ47 [5] M_B_DQ48 [5] M_B_DQ49 [5] M_B_DQ54 [5] M_B_DQ50 [5] M_B_DQ52 [5] M_B_DQ53 [5] M_B_DQ51 [5] M_B_DQ55 [5] M_B_DQ61 [5] M_B_DQ56 [5] M_B_DQ59 [5] M_B_DQ63 [5] M_B_DQ57 [5] M_B_DQ58 [5] M_B_DQ60 [5] M_B_DQ62 [5]

20160615 DDR swap

SA0_CHB_DIM0

SA1_CHB_DIM0

SA2_CHB_DIM0

8 7 20 21 4 3 16 17 28 29 41 42 24 25 38 37 50 49 62 63 46 45 58 59 70 71 83 84 66 67 79 80 174 173 187 186 170 169 183 182 195 194 207 208 191 190 203 204 216 215 228 229 211 212 224 225 237 236 249 250 232 233 245 246

1D2V_S3

DM2B

DM8#/DBI#/NC

DDR4-260P-9-GP-U

12

C1303

Do Not Stuff

DY

12

C1315

Do Not Stuff

DY

111 112 117 118 123 124 129 130 135 136 141 142 147 148 153 154 159 160 163

DQS0_C

DQS0_T

DQS1_C

DQS1_T

DQS2_C

DQS2_T

DQS3_C

DQS3_T

DQS4_C

DQS4_T

DQS5_C

DQS5_T

DQS6_C

DQS6_T

DQS7_C

DQS7_T

DQS8_C

DQS8_T

DM0#/DBI0#

DM1#/DBI# DM2#/DBI2# DM3#/DBI3# DM4#/DBI4# DM5#/DBI5# DM6#/DBI6# DM7#/DBI7#

12

C1304

Do Not Stuff

DY

12

C1316

SC1U10V2KX-1GP

DM2C

VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD

DDR4-260P-9-GP-U

2 OF 4

12

C1305

12

C1317

SC10U6D3V3MX-GP

SC1U10V2KX-1GP

11 13 32 34 53 55 74 76 177 179 198 200 219 221 240 242 95 97

12 33 54 75 178 199 220 241 96

3 OF 4

VDDSPD

VPP VPP

VTT

NP1 NP2

M_B_DQS_DN0 M_B_DQS_DP0 M_B_DQS_DN1 M_B_DQS_DP1 M_B_DQS_DN2 M_B_DQS_DP2 M_B_DQS_DN3 M_B_DQS_DP3 M_B_DQS_DN4 M_B_DQS_DP4 M_B_DQS_DN5 M_B_DQS_DP5 M_B_DQS_DN6 M_B_DQS_DP6 M_B_DQS_DN7 M_B_DQS_DP7

12

C1306

Do Not Stuff

DY

12

C1318

Do Not Stuff

DY

255

257 259

258

261

262

NP1 NP2

20160615 DDR swap

20160706 RF need to reserve

12

C1307

C1308

SC10U6D3V3MX-GP

Do Not Stuff

DY

12

C1319

C1320

SC1U10V2KX-1GP

Do Not Stuff

DY

2D5V_S3

0D6V_S0

M_B_DQS_DN0 [5] M_B_DQS_DP0 [5] M_B_DQS_DN1 [5] M_B_DQS_DP1 [5] M_B_DQS_DN2 [5] M_B_DQS_DP2 [5] M_B_DQS_DN3 [5] M_B_DQS_DP3 [5] M_B_DQS_DN4 [5] M_B_DQS_DP4 [5] M_B_DQS_DN5 [5] M_B_DQS_DP5 [5] M_B_DQS_DN6 [5] M_B_DQS_DP6 [5] M_B_DQS_DN7 [5] M_B_DQS_DP7 [5]

1D2V_S3

12

C1309

SC10U6D3V3MX-GP

DY

12

C1321

SC1U10V2KX-1GP

DY

FC1301

12

C1310

Do Not Stuff

12

C1322

Do Not Stuff

3D3V_S0

12

C1328

C1329

Do Not Stuff

DY

12

C1325

C1324

Do Not Stuff

SC10U6D3V3MX-GP

DY

12

C1326

SC1U10V2KX-1GP

M_B_DQS_DN0 M_B_DQS_DN1 M_B_DQS_DN2 M_B_DQS_DN3 M_B_DQS_DN4 M_B_DQS_DN5 M_B_DQS_DN6 M_B_DQS_DN7

M_B_DQS_DP0 M_B_DQS_DP1 M_B_DQS_DP2 M_B_DQS_DP3 M_B_DQS_DP4 M_B_DQS_DP5 M_B_DQS_DP6 M_B_DQS_DP7

12

C1327

10 14 15 18 19 22 23 26 27 30 31 35 36 39 40 43 44 47 48 51 52 56 57 60 61 64 65 68 69 72 73 77 78 81 82 85 86 89 90 93 94 98

SC1U10V2KX-1GP

DM2D

VSS1VSS

2

VSS

5

VSS

6

VSS

9

VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS

DDR4-260P-9-GP-U

2D5V_S30D6V_S0 0D6V_S0 0D6V_S0

4 OF 4

99 102

VSS

103

VSS

106

VSS

107

VSS

167

VSS

168

VSS

171

VSS

172

VSS

175

VSS

176

VSS

180

VSS

181

VSS

184

VSS

185

VSS

188

VSS

189

VSS

192

VSS

193

VSS

196

VSS

197

VSS

201

VSS

202

VSS

205

VSS

206

VSS

209

VSS

210

VSS

213

VSS

214

VSS

217

VSS

218

VSS

222

VSS

223

VSS

226

VSS

227

VSS

230

VSS

231

VSS

234

VSS

235

VSS

238

VSS

239

VSS

243

VSS

244

VSS

247

VSS

248

VSS

251

VSS

252

VSS

12

C1311

Do Not Stuff

DY

M_B_DQS_DN[7: 0] [5]

M_B_DQS_DP[7:0] [5]

C1330

12

Do Not Stuff

DY

C1331

12

C1312

C1313

C1314

DY

Do Not Stuff

SC1U10V2KX-1GP

Do Not Stuff

A A

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

Title

DDR3-SODIMM2

Size Document Num ber Rev

Size Document Num ber Rev A2

A2

Monday, Decemb er 26, 2016

Date: Sheet of

5

4

3

2

Date: Sheet of

Taipei Hsie n 221, Taiwan, R.O. C.

Taos KBL-U

1

13 105

X00

Vinaﬁx.com

5

D D

4

3

2

1

C C

(Blanking)

B B

2.DIS

Wistron Corporation

A A

Title

(Reserved)_SODIMM _SODIMM4

Size Document Number Rev

A4

Date: Sheet of

5

4

3

Date: Sheet of

2

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Taos KBL-U

14 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

Main Func = PCH

4

3

2

1

CPU1I

SKYLAKE_ULT

CSI-2

A36

CSI2_DN0

B36

CSI2_DP0

D D

C C

C38 D38 C36 D36 A38 B38

C31 D31 C33 D33 A31 B31 A33 B33

A29 B29 C28 D28 A27 B27 C27 D27

CSI2_DN1 CSI2_DP1 CSI2_DN2 CSI2_DP2 CSI2_DN3 CSI2_DP3

CSI2_DN4 CSI2_DP4 CSI2_DN5 CSI2_DP5 CSI2_DN6 CSI2_DP6 CSI2_DN7 CSI2_DP7

CSI2_DN8 CSI2_DP8 CSI2_DN9 CSI2_DP9 CSI2_DN10 CSI2_DP10 CSI2_DN11 CSI2_DP11

SKYLAKE-U-GP

SKYLAKE_ULT

EMMC

GPP_F13/EMMC_DATA0 GPP_F14/EMMC_DATA1 GPP_F15/EMMC_DATA2 GPP_F16/EMMC_DATA3 GPP_F17/EMMC_DATA4 GPP_F18/EMMC_DATA5 GPP_F19/EMMC_DATA6 GPP_F20/EMMC_DATA7

GPP_F21/EMMC_RCLK

GPP_F12/EMMC_CMD

9 OF 20

CSI2_CLKN0 CSI2_CLKP0 CSI2_CLKN1 CSI2_CLKP1 CSI2_CLKN2 CSI2_CLKP2 CSI2_CLKN3 CSI2_CLKP3

CSI2_COMP

GPP_D4/FLASHTRIG

GPP_F22/EMMC_CLK

EMMC_RCOMP

C37 D37 C32 D32 C29

DC resistance < 0.5ohm.

D29 B26 A26

CSI2_COMP

E13

GPP_D4/FLASHTRIG

B7

20161024 0ohm to short pad

AP2 AP1 AP3

GPP_F: VCCPGPPF = 1.8V Only

AN3 AN1 AN2 AM4 AM1

AM2 AM3 AP4

EMMC_RCOMP

AT1

20160815 stuff

WIFI_RF_EN

R1501

100R2F-L1-GP-U

1 2 1 2

1 2

100R2F-L1-GP-U

R1503 Do Not StuffR1503 Do Not Stuff

20160616 DY R1710 stuff R1503

R1502

200R2F-L-GP

R1504 10KR2J-3-GPR1504 10KR2J-3-GP

12

WIFI_RF_EN [17,61]

[#545659 Rev0.7]

3D3V_S5

B B

A A

5

4

3

2

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

Size Document Number Rev

A3

Date: Sheet of

Taipei Hsien 221, Taiwan, R.O.C.

CPU_(CS-2/EMMC)

Taos KBL-U

15 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

Main Func = PCH

5

4

3

2

1

#543016: 220 nF nominal capacitors are recommended for Gen 3. 100 nF nominal capacitors are recommended for Gen 2.

PEG_RX_CPU_N0[76] PEG_RX_CPU_P0[76] PEG_TX_GPU_N0[76] PEG_TX_GPU_P0[76]

PEG_RX_CPU_N1[76]

D D

Layout Note:

C C

B B

PEG_RX_CPU_P1[76] PEG_TX_GPU_N1[76] PEG_TX_GPU_P1[76]

PEG_RX_CPU_N2[76]

GPU

PEG_RX_CPU_P2[76] PEG_TX_GPU_N2[76] PEG_TX_GPU_P2[76]

PEG_RX_CPU_N3[76] PEG_RX_CPU_P3[76] PEG_TX_GPU_N3[76] PEG_TX_GPU_P3[76]

PCIE_RX_CPU_N5[31] PCIE_RX_CPU_P5[31] PCIE_TX_CON_N5[31]

LAN

PCIE_TX_CON_P5[31] PCIE_RX_CPU_N6[61]

PCIE_RX_CPU_P6[61]

WLAN

PCIE_TX_CON_N6[61] PCIE_TX_CON_P6[61]

SATA_RX_CPU_N0[60] SATA_RX_CPU_P0[60]

HDD1

SATA_TX_CPU_N0[60] SATA_TX_CPU_P0[60]

SATA_RN1/PERN6_L0[62] SATA_RP1/PERP6_L0[62]

WWAN

SATA_TN1/PETN6_L0[62] SATA_TP1/PETP6_L0[62]

1. Trace Width: 4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.1 ohm).

2. Isolation Spacing: At least 12 mils to any adjacent high speed I/O.

R1604

XDP_PRDY#[99]

XDP_PREQ#[99]

20160622 merge R1607 R1839 RN2012 to RN2001

PCIE Table

Port

Device

Share BUS

USB3.0_3

N/A

1

2

3

4

5(L0~L3)

6(L3)

6(L2)

6(L0~L1)

N/A

WLAN

LAN

GPU

HDD

N/A

USB3.0_4

SATA0

#545659 (SKL_PCH_U_Y_EDS Rev0.7)

C1606

C1606 C1605

C1605

C1608

C1608 C1607

C1607

C1610

C1610 C1609

C1609

C1612

C1612 C1611

C1611

C1603

C1603 C1604

C1604

C1601

C1601 C1602

C1602

1 2

100R2F-L1-GP-U

SCD22U10V2KX-1GP

1 2

OPS

1 2

OPS

SCD22U10V2KX-1GP

SCD22U10V2KX-1GP SCD22U10V2KX-1GP

SCD22U10V2KX-1GP

1 2

OPS

1 2

OPS

SCD22U10V2KX-1GP

SCD22U10V2KX-1GP SCD22U10V2KX-1GP

SCD22U10V2KX-1GP

1 2

OPS

1 2

OPS

SCD22U10V2KX-1GP

SCD22U10V2KX-1GP SCD22U10V2KX-1GP

SCD22U10V2KX-1GP

1 2

OPS

1 2

OPS

SCD22U10V2KX-1GP

SCD22U10V2KX-1GP SCD1U16V2KX-3GP

SCD1U16V2KX-3GP

1 2 1 2

SCD1U16V2KX-3GP

SCD1U16V2KX-3GP SCD1U16V2KX-3GP

SCD1U16V2KX-3GP

1 2 1 2

SCD1U16V2KX-3GP

PIRQA#[20]

USB 2.0 Table

PEG_TX_CPU_N0 PEG_TX_CPU_P0

PEG_TX_CPU_N1 PEG_TX_CPU_P1

PEG_TX_CPU_N2 PEG_TX_CPU_P2

PEG_TX_CPU_N3 PEG_TX_CPU_P3

PCIE_TX_CPU_N5 PCIE_TX_CPU_P5

PCIE_TX_CPU_N6 PCIE_TX_CPU_P6

PCIE_RCOMPN PCIE_RCOMPP

PIRQA#

Pair

Device

USB3.0 port1

0

USB3.0 Port2

1

USB2.0 Port3 (IOBD)

2

Fringer print

3

CAMERA

4

Card Reader

5

Touch Panel

6

WLAN

7

CPU1H

PCIE/USB3/SATA

H13

PCIE1_RXN/USB3_5_RXN

G13

PCIE1_RXP/USB3_5_RXP

B17

PCIE1_TXN/USB3_5_TXN

A17

PCIE1_TXP/USB3_5_TXP

G11

PCIE2_RXN/USB3_6_RXN

F11

PCIE2_RXP/USB3_6_RXP

D16

PCIE2_TXN/USB3_6_TXN

C16

PCIE2_TXP/USB3_6_TXP

H16

PCIE3_RXN

G16

PCIE3_RXP

D17

PCIE3_TXN

C17

PCIE3_TXP

G15

PCIE4_RXN

F15

PCIE4_RXP

B19

PCIE4_TXN

A19

PCIE4_TXP

F16

PCIE5_RXN

E16

PCIE5_RXP

C19

PCIE5_TXN

D19

PCIE5_TXP

G18

PCIE6_RXN

F18

PCIE6_RXP

D20

PCIE6_TXN

C20

PCIE6_TXP

F20

PCIE7_RXN/SATA0_RXN

E20

PCIE7_RXP/SATA0_RXP

B21

PCIE7_TXN/SATA0_TXN

A21

PCIE7_TXP/SATA0_TXP

G21

PCIE8_RXN/SATA1A_RXN

F21

PCIE8_RXP/SATA1A_RXP

D21

PCIE8_TXN/SATA1A_TXN

C21

PCIE8_TXP/SATA1A_TXP

E22

PCIE9_RXN

E23

PCIE9_RXP

B23

PCIE9_TXN

A23

PCIE9_TXP

F25

PCIE10_RXN

E25

PCIE10_RXP

D23

PCIE10_TXN

C23

PCIE10_TXP

F5

PCIE_RCOMPN

E5

PCIE_RCOMPP

D56

PROC_PRDY#

D61

PROC_PREQ#

BB11

GPP_A7/PIRQA#

E28

PCIE11_RXN/SATA1B_RXN

E27

PCIE11_RXP/SATA1B_RXP

D24

PCIE11_TXN/SATA1B_TXN

C24

PCIE11_TXP/SATA1B_TXP

E30

PCIE12_RXN/SATA2_RXN

F30

PCIE12_RXP/SATA2_RXP

A25

PCIE12_TXN/SATA2_TXN

B25

PCIE12_TXP/SATA2_TXP

SKYLAKE-U-GP

SKYLAKE_ULT

SSIC / USB3

USB3_2_RXN/SSIC_RXN

USB3_2_RXP/SSIC_RXP USB3_2_TXN/SSIC_TXN

USB3_2_TXP/SSIC_TXP

USB2

USB2_VBUSSENSE

GPP_E9/USB2_OC0# GPP_E10/USB2_OC1# GPP_E11/USB2_OC2# GPP_E12/USB2_OC3#

GPP_E4/DEVSLP0 GPP_E5/DEVSLP1 GPP_E6/DEVSLP2

GPP_E0/SATAXPCIE0/SATAGP0 GPP_E1/SATAXPCIE1/SATAGP1 GPP_E2/SATAXPCIE2/SATAGP2

GPP_E8/SATALED#

8 OF 20

(#545659) The xHCI controller supports USB Debug port on all USB3.0 capable ports.

H8

USB3_1_RXN

G8

USB3_1_RXP

C13

USB3_1_TXN

D13

USB3_1_TXP

J6 H6 B13 A13

J10

USB3_3_RXN

H10

USB3_3_RXP

B15

USB3_3_TXN

A15

USB3_3_TXP

E10

USB3_4_RXN

F10

USB3_4_RXP

C15

USB3_4_TXN

D15

USB3_4_TXP

AB9

USB2N_1

AB10

USB2P_1

AD6

USB2N_2

AD7

USB2P_2

AH3

USB2N_3

AJ3

USB2P_3

AD9

USB2N_4

AD10

USB2P_4

AJ1

USB2N_5

AJ2

USB2P_5

AF6

USB2N_6

AF7

USB2P_6

AH1

USB2N_7

AH2

USB2P_7

AF8

USB2N_8

AF9

USB2P_8

AG1

USB2N_9

AG2

USB2P_9

AH7

USB2N_10 USB2P_10

USB2_COMP

USB2_ID

USB2_ID USB2_VBUSSENSE

DC resistance < 0.5ohm.

AH8

USBCOMP

AB6

USB2_ID

AG3

USB2_VBUSSENSE

AG4 A9

C9 D9

USB_OC3#

B9 J1

J2

SIO_EXT_SCI#_R

J3

GPP_E0/SATAXPCIE0/SATAGP0

H2

NGFF_PCIE#_SATA

H3

GPP_E2/SATAXPCIE2/SATAGP2

G4 H1

20161108 change RN1601 to short pad

R1601 Do Not StuffR1601 Do Not Stuff

1 2

R1602 Do Not StuffR1602 Do Not Stuff

1 2

(#543016) Unused SATAGP[2:0]/GPP_E[2:0] pins must be terminated to either 3.3 V rail or GND using 8.2 KΩ to 10 KΩ on the motherboard. Do not use both pull-up and pull-down. Either pull-up or pull-down is acceptable.

USB30_RX_CPU_N1 [36] USB30_RX_CPU_P1 [36] USB30_TX_CPU_N1 [36] USB30_TX_CPU_P1 [36]

USB30_RX_CPU_N2 [62] USB30_RX_CPU_P2 [62] USB30_TX_CPU_N2 [62] USB30_TX_CPU_P2 [62]

USB30_RX_CPU_N3 [36] USB30_RX_CPU_P3 [36] USB30_TX_CPU_N3 [36] USB30_TX_CPU_P3 [36]

USB_CPU_PN0 [34] USB_CPU_PP0 [34]

USB_CPU_PN1 [36] USB_CPU_PP1 [36]

USB_CPU_PN2 [37] USB_CPU_PP2 [37]

USB_CPU_PN3 [92] USB_CPU_PP3 [92]

USB_CPU_PN4 [55] USB_CPU_PP4 [55]

USB_CPU_PN5 [33] USB_CPU_PP5 [33]

USB_CPU_PN6 [61] USB_CPU_PP6 [61]

USB_CPU_PN7 [55] USB_CPU_PP7 [55]

USB_WWAN_PN8 [62] USB_WWAN_PP8 [62]

R1603 113R2F-GPR1603 113R2F-GP

1 2

USB_OC0# [34] USB_OC1# [35] USB_OC2# [35]

HDD_DEVSLP [60] NGFF_DEVSLP1 [62] SIO_EXT_SCI#_R [24]

1 1

USB1 (USB3.0 Port1)

WWAN

USB2 (USB3.0 Port2)

USB1 (USB3.0 port1)

USB2 (USB3.0 Port2)

USB3 (IO BD/USB2.0 Port3)

Finger Print (USB2.0 Port4)

CAMERA (USB2.0 Port5)

Card Reader (USB2.0 Port6)

WLAN (USB2.0 Port7)

Touch Panel (USB2.0 Port8)

WWAN (USB2.0 Port9)

(#543016) When used as DEVSLP, no external pull-up or pull-down termination required from SATA Host DEVSLP.

TP1601 Do Not StuffTP1601 Do Not Stuff

20160616 due to Taos SSD interface only be SATA & KBC

TP1603 Do Not StuffTP1603 Do Not Stuff

SATA_LED#_R [64]

USB_OC2# USB_OC0# USB_OC3# USB_OC1#

RN1602

8 7 6

SRN10KJ-6-GP

3D3V_S5_PCH

1 2 3 45

update 0509

20160616 add

NGFF_PCIE#_SATA

20160621 add Dummy name!

SATA_LED#_R

SIO_EXT_SCI#_R

HWHDLED

R1609

R1608

R1610

Do Not Stuff

10KR2J-3-GP

12

10KR2J-3-GP

12

WWAN

3D3V_S5

3D3V_S0

A A

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

Size Document Number Rev

Custom

Date: Sheet of

5

4

3

2

Date: Sheet of

Taipei Hsien 221, Taiwan, R.O.C.

CPU_(PCIE/SATA/USB)

Taos KBL-U

1

16 105Monday, December 26, 2016

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = PCH

20160630 SWAP by layout 20160617 merge RN1701/R1723/R1725 to one 8P4R

3D3V_S5

D D

20160622 R1703/R1733 merge placement is the same( two for 10K ohm is ok)

C C

RN1701

1

8

2

7

3

6

45

SRN10KJ-6-G P

RTC_AUX_S5

R1730

1 2

1MR2J-1-GP

3D3V_S5

20160617 DY

R1714

1 2

DY

Do Not Stuff

Do Not Stuff RN1703

RN1703

4

SRN10KJ-5-G P

R1732 10KR2F-2-GPR 1732 10KR2F-2-GP

1 2

R1717 D o Not Stuff

12

DY

+VCCMPHYGTAON_1P0

SKL: 1.0V

+VCCMPHYGTAON_1P0(ICCMAX.=2.12A)

1D0V_S5 +VCCMPHYGTA ON_1P0_LS_SIP

EC1716

Do Not Stuff

12

DY

GPD11/LANPHYPC PCH_BATLOW # PCH_WA KE# AC_PRESENT

GPD11 pull high by Intel PDG1.3 request

#544669 (CRB): 330k.

SM_INTRUDER #

0422 R1730 change to 1M

#544669 Rev0.52 CRB:

PCIE_WLAN_W AKE#

23 1

PCH_DPW ROK PM_RSMRST#

PM_PCH_PW ROK

SYS_PWROK

20161024 0ohm to short pad

R1724

1 2

Do Not Stuff

R1735

1 2

Do Not Stuff

Follow Iris SKL 2015/11/30 modify

No PL resistor on THERMTRIP#.

H_CPUPW RGD

EC_WAKE#[24]

DY

PCIE_LAN_WA KE#[31]

PCIE_WLAN_W AKE#[61,62]

C1704

12

SC10U6D3V3MX- GP

20161024 0ohm to short pad

Layout note: 3 PAD SHARING

R405

R405 Do Not Stuff

Do Not Stuff

1 2

Do Not Stuff

12

DY

EC1701

Do Not Stuff

12

R1736

For EMI Reserved

EC1710

Do Not Stuff

R1711

1 2

Do Not Stuff

GPD2/LAN_W AKE#

H_CPUPWRGD

EC1713

DY

1 2

ME_SUS_PW R_ACK_R[20]

D1702

2

1

BAW56-9-G P

75.00056.07D

PM_PCH_PWROK

DY

Do Not Stuff

1 2

+VCCPDSW _3P33D3V_S5

+V3.3A_SIP

12

R1701

R1701 10KR2J-3-GP

10KR2J-3-GP

XDP_DBRESE T#[99]

SYS_PWROK[24] RESET_OUT #[24,26,40]

H_VCCST_PW RGD_R

R1706 Do Not StuffR1706 Do Not Stuff R1704 Do Not Stuff

R1704 Do Not Stuff

R1705 Do Not StuffR1705 Do Not Stuff

+VCCPDSW _3P3

WIFI_RF_EN[15,17,61]

(PDG#543016) WAKE#: Ensure that WAKE# signal Trise (Maximum) is <100 ns.

PCIE_WAKE#

3

R1707 10KR2J-3-GPR1707 10KR2J-3-GP

R1709 Do Not Stuff

TP1709

Do Not Stuff

1 2 1 2

NON DS3

1 2 1 2 1 2

DY

20161012remove C1702,C1703,U1701 ,U1702 to increase the space

PM_RSMRST#[99]

1 2

1

ALL_SYS_PWRG D[24,40]

60D4R2F-GP

60D4R2F-GP R1734

R1734

PLT_RST#[24,31,55,61,62,68,76,91]

PCH_PLTRST # XDP_DBRESE T#

H_CPUPW RGD

H_VCCST_PW RGD SYS_PWROK

PM_PCH_PW ROK PCH_DPW ROKPM_RSMRST#

ME_SUS_PW R_ACK_R SUSACK#_R

PCH_WA KE#PCIE_WAKE# GPD2/LAN_W AKE# GPD11/LANPHYPC

Do Not Stuff

12

R1715

DY

CPU1K

AN10

GPP_B13/PLTRST#

B5

SYS_RESET#

AY17

RSMRST#

A68

PROCPWRGD

B65

VCCST_PWRGD

B6

SYS_PWROK

BA20

PCH_PWROK

BB20

DSW_PWROK

AR13

GPP_A13/SUSWARN#/SUSPWRDNACK

AP11

GPP_A15/SUSACK#

BB15

WAKE#

AM15

GPD2/LAN_WAKE#

AW17

GPD11/LANPHYPC

AT15

GPD7/RSVD#AT15

SKYLAKE-U-GP

1 2

R1716

R1716 100KR2F-L1-GP

100KR2F-L1-GP

12

DY

EC1709

Do Not Stuff

R1713

1 2

Do Not Stuff

C1701

C1701 Do Not Stuff

Do Not Stuff

SYSTEM POWER MANAGEMENT

PCH_PLTRST #

SKYLAKE_ULT

12

R1719

R1719 47KR2F-GP

47KR2F-GP

AC_PRESENT

EC1707

Do Not Stuff

GPP_B11/EXT_PWR_GATE#

+VCCSTG

12

R1722

R1722 Do Not Stuff

Do Not Stuff

DY

H_VCCST_PW RGD_R

EC1708

Do Not Stuff

12

DY

GPP_B12/SLP_S0#

GPD4/SLP_S3# GPD5/SLP_S4#

GPD10/SLP_S5#

GPD9/SLP_WLAN#

GPD6/SLP_A#

GPD3/PWRBTN#

GPD1/ACPRESENT

GPD0/BATLOW#

GPP_A11/PME#

GPP_B2/VRALERT#

12

DY

11 OF 20

SLP_SUS#

SLP_LAN#

INTRUDER#

DY

EC1715

Do Not Stuff

EC_SLP_S0IX#

AT11 AP15 BA16

SIO_SLP_S5#

AY16 AN15

SLP_LAN#

AW15

AUX_EN_W OWL_R

BB17

SIO_SLP_A#

AN16 BA15

AC_PRESENT

AY15

PCH_BATLOW #

AU13

Do Not Stuff

20160630 remove TP1707 for layout space

AU11

SM_INTRUDER #

AP16

EXT_PWR _GATE#

AM10

GPP_B2/VRALER T#

AM11

3D3V_AUX_S5

12

[#543016 Rev0.7] EXT_PWR_GATE#: Due to a bug on A0, a temporary pull-up resistor will be required to overcome the internal 20k pull-down that is active during the early portion of the power up sequence

EC_SLP_S0IX# [24,40,91] SIO_SLP_S3# [24,27,40,51]

SIO_SLP_S4# [24,40,54]

TP1703

1

Do Not Stuff

SIO_SLP_SUS# [24,41,53,54]

TP1704

1

Do Not Stuff

Do Not Stuff TP1706

TP1706

1

Do Not Stuff

R1710

12

20160616 DY R1710 stuff R1503

DY

1

TP1708 Do N ot StuffTP1708 Do Not Stuff

R1737

PM_RSMRST#_M

1 2

NON DS3

Do Not Stuff

R1721

1 2

DY

Do Not Stuff

SIO_PWRBTN # [24,9 9]

WIFI_RF_EN [15,17,61]

Q1702

2345

NON DS3

1

6

Do Not Stuff

2nd = 84.2N702.E3F

3rd = 75.00601.07C

4th = 84.DMN66.03F

AUX_EN_W OWL [61,96]

20160617 DY

EXT_PWR _GATE#

BATLOW#: Pull-up required even if not implemented.

D1703

D1703 RB751V-40H-G P

RB751V-40H-G P

KA

PWR_CH G_ACOK [24,44]

83.R2004.G8F

AC_PRESENT

R1720

PM_RSMRST#_R PM_RSMRST#

1 2

NON DS3

Do Not Stuff

R1731

DY

Do Not Stuff

+V3.3A_SIP

12

B B

NON DS3

R1708

SUSACK#_RME_SUS_PW R_ACK_R

1 2

Do Not Stuff

R1703 Do N ot StuffR1703 Do Not S tuff

SUSACK#[24]

ME_SUS_PW R_ACK[24]

A A

1 2

R1712 Do N ot StuffR1712 Do Not S tuff

1 2

20161108 change RN1702 to short pad

3D3V_AUX_S5

1 2

R1726

R1726 10KR2J-3-GP

10KR2J-3-GP

R1727

Do Not Stuff

1 2

NON DS3

6

84.2N702.A3F

2nd = 84.2N702.E3F

3rd = 75.00601.07C

4th = 84.DMN66.03F

5

Q1701

2N7002KDW -GP

DS3 BOM Option

PCH_DPW ROK[24]

SUSACK#_R ME_SUS_PW R_ACK_R

20160622 R1703/R1733 merge placement is the same( two for 10K ohm is ok)

1KR2J-1-GP

1KR2J-1-GP R1702

R1702

PM_RSMRST#

1 2

3V_5V_POK_C3V_5V_POK#

R1728

2345 1

R1728

1 2

NON DS3

Do Not Stuff

R1729

1 2

Do Not Stuff

20161024 0ohm to short pad

EC1714

SIO_SLP_SUS#

DY

Do Not Stuff

Layout Note:

close to CPU1

R1718 D o Not Stuff

1 2

DY

12

Change dummy property from DS3 to DY

Change location to net PCH_DPWROK

3V_5V_POK [17,40,45,53,5 4]

EC1712

EC1711

EC1712

12

DY

Do Not Stuff

12

DY

Do Not Stuff

4

3V_5V_POK [17,40,45,53,5 4]

PCH_RSMRS T# [24]

EC1706

XDP_DBRESE T#

SYS_PWROK PLT_RST# RESET_OUT #

3V_5V_POK

12

DY

EC1702

Do Not Stuff

12

DY

EC1703

Do Not Stuff

EC1705

EC1704

Do Not Stuff

VCCST_PWRGD / HWM201:

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

#543016 Rev0.7

1. VCCST_PWRGD is only 1.0 V tolerant.

2. VCCST_PWRGD must go low during Sx pwr states, regardless of the voltage level of VCCST

3

2

Title

CPU_(POWER MANAGEMENT)

Size Document Num ber Rev

A2

Date: Sheet of

Taipei Hsie n 221, Taiwan, R.O. C.

Taos KBL-U

1

X00

17 105Monday, Decemb er 26, 2016

X00

Vinaﬁx.com

Main Func = PCH

3D3V_S5_PCH

D D

RN1802

1 2 3

SRN1KJ-7-G P

3D3V_S0

R1838

1 2

10KR2J-3-GP

20160622 merge R1607 R1839 RN2012 to RN2001

C C

RCIN#: Frequency to Avoid: 33 MHz

20160630 SWAP by layout 20160629 CLKREQ_PCIE#3/ CLKREQ_PCIE#4 don't be used to RN1804 and DY

20160614 Merge

3D3V_S0

RN1803

1 2 3

B B

A A

4 5

SRN10KJ-6-G P

RN1804

4

Do Not Stuff

WWAN

5

PCH strap pin:

Sampled at rising edge of RSMRST#

eSPI or LPC

SML0ALERT# / GPP_C5

This signal has a weak internal pull-down.

SPI_HOLD_CPU

4

SPI_WP_CPU

SPI_SI_ROM[24,25,91] SPI_CLK_ROM[24,25,91]

SPI_SO_ROM[24,25,91]

SIO_RCIN# MEM_SMBDATA

SPI_WP_ROM[25]

SPI_CS_ROM_N0[24,25] SPI_CS_ROM_N1[25]

0204 modfiy HDD_PWR_EN to TP

CLKREQ_PEG#0

8

CLKREQ_PCIE#2

7

CLKREQ_PCIE#5

6

CLKREQ_PCIE#1

CLKREQ_PCIE#3

23

CLKREQ_PCIE#4

1

DY

PEG_CLK_CPU #[76]

GPU WLAN

LAN

PEG_CLK_CPU[76]

CLKREQ_PEG#0[79]

PEG_CLK1_CPU #[61] PEG_CLK1_CPU[61]

CLKREQ_PCIE#1[61]

PEG_CLK2_CPU #[31] PEG_CLK2_CPU[31]

CLKREQ_PCIE#2[31]

CLK_PCIE_N5_W WAN#[62 ] CLK_PCIE_P5_W WAN[62]

CLKREQ_PCIE#5[62]

5

This signal has a weak internal pull-down. 0 = LPC Is selected for EC. 1 = eSPI Is selected for EC.

SPI0_MOSI_XDP[99]

XDP_SPI0_IO2[99]

1 2 3 4 5

SRN10J-1-G P

SPI_HOLD_ROM[25]

SPI_CS2#_R[91]

HDD_FALL_INT[67]

CL_CLK[61] CL_DATA[61]

CL_RST#[61]

SIO_RCIN#[24]

SERIRQ[20,24]

PLACE WITHIN 1.1 INCH OF PCH

R1826

1 2

XDP

R1827

1 2

XDP

RN1805

8 7 6

20161024 0ohm to short pad

12

EC1805

DY

CLKREQ_PCIE#5

SPI_SI_CPU SPI_CLK_CPU SPI_SO_CPU SPI_WP_CPU

1 2 1 2 1 2

DY

1 2

Do Not Stuff

R181110R2F -L-GP R181110R2F- L-GP R1812Do N ot Stuff R1812Do Not Stuff R1828Do N ot Stuff

R1828Do N ot Stuff R1816Do N ot Stuff R1816Do Not Stuff

CLKREQ_PCIE#1

CLKREQ_PCIE#3

CLKREQ_PCIE#4

4

PCH Prim

3D3V_S5_PCH

12

R1822

DY

Do Not Stuff

GPP_C5/SML0ALER T#

(#543016)Optional, can be left as OPEN/No-Connect.

SPI_SI_CPU

SPI_WP_CPU

SPI_CLK_CPU SPI_SO_CPU SPI_SI_CPU

SPI_WP_CPU SPI_HOLD_CPU SPI_CS_CPU_N0 SPI_CS_CPU_N1 PCH_SPI_CS2#

CPU_D1_TP

TP1801Do Not Stuff TP18 01D o Not Stuff

1

CPU_D3_TP

TP1807Do Not Stuff TP18 07D o Not Stuff

1

CPU_D4_TP

TP1804Do Not Stuff TP18 04D o Not Stuff

1

CPU_D5_TP

TP1805Do Not Stuff TP18 05D o Not Stuff

1

CPU_D6_TP

TP1806Do Not Stuff TP18 06D o Not Stuff

1

4

DY

AV2

AW3

AV3

AW2

AU4 AU3 AU2 AU1

M2 M3

J4 V1 V2 M1

G3 G2 G1

AW13 AY11

CPU1J

D42

CLKOUT_PCIE_N0

C42

CLKOUT_PCIE_P0

AR10

GPP_B5/SRCCLKREQ0#

B42

CLKOUT_PCIE_N1

A42

CLKOUT_PCIE_P1

AT7

GPP_B6/SRCCLKREQ1#

D41

CLKOUT_PCIE_N2

C41

CLKOUT_PCIE_P2

AT8

GPP_B7/SRCCLKREQ2#

D40

CLKOUT_PCIE_N3

C40

CLKOUT_PCIE_P3

AT10

GPP_B8/SRCCLKREQ3#

B40

CLKOUT_PCIE_N4

A40

CLKOUT_PCIE_P4

AU8

GPP_B9/SRCCLKREQ4#

E40

CLKOUT_PCIE_N5

E38

CLKOUT_PCIE_P5

AU7

GPP_B10/SRCCLKREQ5#

SKYLAKE-U-GP

12

R1823

R1823 Do Not Stuff

Do Not Stuff

CPU1E

SPI - FLASH

SPI0_CLK SPI0_MISO SPI0_MOSI SPI0_IO2 SPI0_IO3 SPI0_CS0# SPI0_CS1# SPI0_CS2#

SPI - TOUCH

GPP_D1/SPI1_CLK GPP_D2/SPI1_MISO GPP_D3/SPI1_MOSI GPP_D21/SPI1_IO2 GPP_D22/SPI1_IO3 GPP_D0/SPI1_CS#

C LINK

CL_CLK CL_DATA CL_RST#

GPP_A0/RCIN# GPP_A6/SERIRQ

SKYLAKE-U-GP

Strap

PCH strap pin:

BOOT HALT

SPI0_MOSI

This signal has a weak internal pull-up.

CLOCK SIGNALS

SKYLAKE_ULT

0 = ENABLED 1 = DISABLED WEAK INTERNAL PU

SKYLAKE_ULT

LPC

20161103 change 7pF to 6.8pF

CLKOUT_ITPXDP_N

CLKOUT_ITPXDP_P

GPD8/SUSCLK

XTAL24_OUT

XCLK_BIASREF

3

SMBUS, SMLINK

GPP_C0/SMBCLK

GPP_C1/SMBDATA

GPP_C2/SMBALERT#

Strap

GPP_C3/SML0CLK

GPP_C4/SML0DATA

GPP_C5/SML0ALERT#

Strap

GPP_C6/SML1CLK

GPP_C7/SML1DATA

GPP_B23/SML1ALERT#/PCHHOT#

GPP_A1/LAD0/ESPI_IO0 GPP_A2/LAD1/ESPI_IO1 GPP_A3/LAD2/ESPI_IO2 GPP_A4/LAD3/ESPI_IO3

GPP_A5/LFRAME#/ESPI_CS#

GPP_A14/SUS_STAT#/ESPI_RESET#

GPP_A9/CLKOUT_LPC0/ESPI_CLK

GPP_A10/CLKOUT_LPC1

GPP_A8/CLKRUN#

20160819 vendor suggest 7P

10 OF 20

F43 E43

SUSCLK_R

BA17

XTAL24_IN

E37

XTAL24_IN

SRTCRST#

RTCRST#

RTCX1 RTCX2

E35 E42 AM18

AM20 AN18

AM16

XTAL24_OUT XCLK_BIASREF RTC_X1

RTC_X2 SRTC_RST #

RTC_RST#

3

PCH Prim

3D3V_S5_PCH

12

R1824

DY

Do Not Stuff

SPI_SI_CPU

LPC_LAD[3..0][24,68,9 1]

5 OF 20

MEM_SMBCLK

R7 R8

GPP_C2/SMBALER T#

R10

SML0_SMBCLK

R9

SML0_SMBDATA

W2

GPP_C5/SML0ALER T#

W1 W3

V3

GPP_B23/SML1ALERT #

AM7

LPC_LAD0_R

AY13

LPC_LAD1_R

BA13

LPC_LAD2_R

BB13

LPC_LAD3_R

AY12

LPC_LFRAME#_R

BA12

SUS_STAT#/LPC PD#

BA11

PCI_CLK_LPC0

AW9

PCI_CLK_LPC1

AY9

CLKRUN#_R

AW11

R1815 10M R2J-L-GPR1815 10MR2J-L- GP

20160617 change 82.30001.C01 to 082.30003.0201 for cost

12

C1804

SC6D8P50V2DN-GP

R1803

1 2

2K7R2F-GP

Intel recommend: 2.71k ohm 5%

RTCRST_O N[24]

12

R1825

DY

Do Not Stuff

20161212 RN1806 change 0 ohm to short pad

LPC_LAD[3..0]

LPC_LAD0 LPC_LAD2 LPC_LAD1 LPC_LAD3

SML1_SMBCLK [24,26, 79] SML1_SMBDATA [24,26, 79]

R1801 Do N ot StuffR1801 Do Not S tuff

1 2

R1819 Do N ot StuffR1819 Do Not S tuff

1 2

X1802

1 2

XTAL-32D768KH Z-89-GP

082.30003.0201

+V1.00A_SIP

Do Not Stuff

EC1808

DY

12

+V1.05S_AXCK_LCPLL

12

10KR2J-3-GP

12

PCH strap pin:

No Reboot

SMBALERT# / GPP_C2

The signal has a weak internal pull-down.

20161108 change RN1806 to short pad

RN1806

20161109 change short pad to RN1806

RN

1

8

2

7

3456

Do Not Stuff

LPC_LFRAME# [24,68,91]

CLKRUN# [24]

RTC_X1 RTC_X2

C1803

SC6D8P50V2DN-GP

PCIE_CLK_XDP_N [99]

PCIE_CLK_XDP_P [99]

R1813 D o Not Stuff

1 2

R1817 D o Not Stuff

1 2

G

R1837

S

20160617 follow Keystone by Keystone & Taos DTC planning

DY

DY DY

DY

Q1802

D

2N7002K-2-GP

84.2N702.J31

2ND = 84.2N702.031

3rd = 84.07002.I31

(#514849)

Layout: Place at the open door area.

2

Sampled at rising edge of PCH_PWROK

0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). 1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.

LPC_LAD0_R LPC_LAD2_R LPC_LAD1_R LPC_LAD3_R

SUS_STAT#/LPC PD#

CLKRUN#_R

20160617 follow Vegas by Keystone & Taos DTC planning file

SUS_CLK [24] SUS_CLK_W LAN_WW AN [61,62]

12

C1805

SC1U10V2KX-1GP

20140820 DAIVD

3D3V_S5_PCH

R1814

12

DY

Do Not Stuff

3D3V_S0

R1818

8K2R2F-1-GP

1 2

20160624 modify dummy name

PCI_CLK_LPC0 PCI_CLK_LPC1

XTAL24_IN XTAL24_IN_R

XTAL24_OUT

RTC_AUX_S5

23

21

G1801

Do Not Stuff

2

MEM_SMBDATA

84.2N702.A3F

2nd = 84.2N702.E3F

3rd = 75.00601.07C

4th = 84.DMN66.03F

MEM_SMBCLK

R1804 Do Not Stuff

1 2

CPM&LPC

R1805 22R2J-2-GPR1805 22R2J-2-GP

1 2

12

DY

R1810

1 2

Do Not Stuff

R1802

R1802 1MR2J-1-GP

1MR2J-1-GP

23

12

DY

12

1

RN1801

RN1801 SRN20KJ-1-G P

SRN20KJ-1-G P

4

12

C1806

C1806 SC1U10V2KX-1G P

SC1U10V2KX-1G P

EC1801

Do Not StuffDYEC1801

Do Not Stuff

4 1

Do Not Stuff

EC1806

DY

SUSCLK_R

SRTC_RST # RTC_RST#

3D3V_S0

2N7002KDW -GP

6

Q1801

EC1802

Do Not StuffDYEC1802

Do Not Stuff

12

C1801

SC15P50V2JN-2- GP

X1801

X1801 XTAL-24MHZ- 81-GP

XTAL-24MHZ- 81-GP

82.30004.841

C1802

SC15P50V2JN-2- GP

Do Not Stuff

12

EC1807

DY

1

3D3V_S5_PCH

RN1807

SML0_SMBDATA SML1_SMBCLK SML1_SMBDATA SML0_SMBCLK

20160712 internal pull high , R1820 R2821 DY

GPP_B23/SML1ALERT #

GPP_C2/SMBALER T#

MEM_SMBCLK MEM_SMBDATA

1 2345

PCI_CLK_LPC1_B [91] CLK_PCI_LPC_MEC [24]

12

DY

2.DIS

Title

Size Document Num ber Rev

Date: Sheet of

RN1807

1

8

2

7

3

6

45

SRN2K2J-4-G P

R1820

Do Not Stuff

12

DY

R1821

Do Not Stuff

1 2

DY

SRN2K2J-1-G P

23 1

4

RN1811

RN1810

23

3D3V_S0

1

4

SRN10KJ-5-G P

PCH_SMBDAT A [12,13,65,66,67,99]

PCH_SMBCLK [12,13,65,66,67,99]

EC1803

1 2

Do Not Stuff

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

CPU_(LPC/SPI/SMBUS/CL/CLK)

A2

Taos KBL-U

1

18 105Monday, Decemb er 26, 2016

X00

Vinaﬁx.com

5

Main Func = PCH

PCH strap pin:

4

3

2

1

D D

C C

B B

Flash Descriptor Security Overide/ Intel ME Debug Mode

HDA_SDOUT

Low = Default High = Enable

*

The internal pull-down is disabled after PLTRST# deasserts

Do Not Stuff

DGPU_PWROK[24,79,85]

PCH strap pin:

NO REBOOT

Low = Enable (Default)

HDA_SPKR

The internal pull-down is disabled after

*

High = Disable

CPU1G

AUDIO

HDA_SYNC HDA_BITCLK HDA_SDOUT

HDA_SDIN0[27]

TP1903

SPKR[27]

HDA_RST#

1

SPKR

FC1901Do Not StuffDYFC1901Do Not Stuff

DY

DGPU_PWROK

3D3V_S0

R2006 Do Not Stuff

R1904 Do Not Stuff

EC1901 Do Not Stuff

12

1 2

BA22 AY22 BB22 BA21 AY21

AW22

J5

AY20

AW20

AK7 AK6 AK9

AK10

H5 D7

D8 C8

AW5

SKYLAKE-U-GP

1 2

DY

UMA

1 2

DY

HDA_SYNC/I2S0_SFRM HDA_BLK/I2S0_SCLK HDA_SDO/I2S0_TXD HDA_SDI0/I2S0_RXD HDA_SDI1/I2S1_RXD HDA_RST#/I2S1_SCLK GPP_D23/I2S_MCLK I2S1_SFRM I2S1_TXD

GPP_F1/I2S2_SFRM GPP_F0/I2S2_SCLK GPP_F2/I2S2_TXD GPP_F3/I2S2_RXD

GPP_D19/DMIC_CLK0 GPP_D20/DMIC_DATA0

GPP_D17/DMIC_CLK1 GPP_D18/DMIC_DATA1

GPP_B14/SPKR

SPKR

DGPU_PWROK

HDA_CODEC_BITCLK

SKYLAKE_ULT

SDIO/SDXC

GPP_G1/SD_DATA0 GPP_G2/SD_DATA1 GPP_G3/SD_DATA2 GPP_G4/SD_DATA3

GPP_A17/SD_PWR_EN#/ISH_GP7

GPP_A16/SD_1P8_SEL

HDA_CODEC_SYNC[27]

7 OF 20

GPP_G0/SD_CMD

GPP_G5/SD_CD# GPP_G6/SD_CLK

GPP_G7/SD_WP

SD_RCOMP

GPP_F23

AB11 AB13 AB12 W12 W11 W10 W8 W7

BA9 BB9

AB7

AF13

CPU_A16_TP SD_RCOMP

200R2F-L-GP

1 2

R1901

1 2

R1908

Do Not Stuff

KB_LED_BL_DET [65]

TP1902

1

Do Not Stuff

HDA_SYNC

PLTRST# deasserts

RN1901

EC1903 Do Not Stuff

DY

12

DGPU_PWROK

RN1901

HDA_CODEC_BITCLK[27] HDA_CODEC_SDOUT[27]

ME_FWP_CPU[98]

2.DIS

2 3 1

SRN33J-5-GP-U

R1909 1KR2J-1-GPR1909 1KR2J-1-GP

1 2

4

HDA_BITCLK HDA_SDOUT

Wistron Corporation

A A

Title

CPU_(AUDIO/SDIO/SDXC)

Size Document Number Rev

A4

Date: Sheet of

5

4

3

Date: Sheet of

CPU_(AUDIO/SDIO/SDXC)

2

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Taos KBL-U

19 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

Main Func = PCH

EC2002

12

DY

Do Not Stuff

20161017 stuff RN2009

RN2009

D D

3D3V_S0

C C

3D3V_S5_PCH

RN2009

1

OPS

2 3

SRN10KJ-5-GP

20160712 stuff

RN2001

8 7 6

SRN10KJ-6-GP

R2002 Do Not Stuff

1 2

DY

RN2002

1 2 3

SRN10KJ-5-GP

R2050 Do Not Stuff

1 2

DY

R2051 10KR2J-3-GPR2051 10KR2J-3-GP

1 2

R2052 10KR2J-3-GPR2052 10KR2J-3-GP

1 2

20160725 add

R2039 10KR2J-3-GPR2039 10KR2J-3-GP

1 2 1

2 3

RN2013

SRN10KJ-5-GP

PCH strap pin:

No Reboot

GSPI0_MOSI / GPP_B18

DGPU_HOLD_RST# [76]

DGPU_HOLD_RST#

4

DGPU_PWR_EN

R2048Do Not Stuff

LPSS_UART2_RXD

12

UART

UART UART

UART

4

LPSS_UART2_TXD

R2049Do Not Stuff

12

R2046Do Not Stuff

LPSS_UART2_CTS#

12

20160622 merge R1607 R1839 RN2012 to RN2001

20160622 Merge R2044/R2047 to RN2002

1 2 3 45

KB_DET#

DBC_PANEL_EN PIRQA# SERIRQ

BLUETOOTH_EN

HDD_DET# LCD_MIC_CBL_DET#

SD_READ_MODE# IR_CAMERA_DET# LOM_CABLE_DETECT#

RTC_DET# SIO_EXT_WAKE#

PIRQA# [16] SERIRQ [18,24]

Sampled at rising edge of PCH_PWROK

0 = Disable “No Reboot” mode. 1 = Enable “No Reboot” mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.

PCH strap pin:

No Reboot

GSPI1_MOSI / GPP_B22

The signal has a weak internal pull-down.

SD_READ_MODE#[66]

20160526 add 1500PF for EMI

ME_SUS_PWR_ACK_R [17]

Sampled at rising edge of PCH_PWROK

This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Chipset Configuration Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap. Bit 10 Boot BIOS Destination 0 SPI 1 LPC

PCH Prim

3D3V_S5_PCH

The signal has a weak internal pull-down.

Do Not Stuff

20160712 stuff

56

DB2

1 2

UART

3

Do Not Stuff

4

B B

For debug USB/UART:

5V_S5

LPSS_UART2_TXD LPSS_UART2_RXD

LPSS_UART2_CTS#

1

TP2009

TP2009 Do Not Stuff

Do Not Stuff

DBC_PANEL_EN[55]

LOM_CABLE_DETECT#[31]

BLUETOOTH_EN[61]

12

EC2001

EC2001 SC1500P50V2KX-2GP

SC1500P50V2KX-2GP

PTP

12

R2007

DY

Do Not Stuff

GPP_B18/GSPI0_MOSI

12

R2019

DY

Do Not Stuff

4

CPU1F

AN8

GPP_B15/GSPI0_CS#

AP7

VRAM_ID1

GPP_B18/GSPI0_MOSI

LCD_MIC_CBL_DET#[55]

SIO_EXT_WAKE#[24]

I2C0_SDA_TCH_PAD[65] I2C0_SCL_TCH_PAD[65]

HDD_DET#[60]

BOARD_ID2

LPSS_UART2_RXD LPSS_UART2_TXD

LPSS_UART2_CTS#

GPP_B16/GSPI0_CLK

AP8

GPP_B17/GSPI0_MISO

AR7

GPP_B18/GSPI0_MOSI

AM5

GPP_B19/GSPI1_CS#

AN7

GPP_B20/GSPI1_CLK

AP5

GPP_B21/GSPI1_MISO

AN5

GPP_B22/GSPI1_MOSI

AB1

GPP_C8/UART0_RXD

AB2

GPP_C9/UART0_TXD

W4

GPP_C10/UART0_RTS#

AB3

GPP_C11/UART0_CTS#

AD1

GPP_C20/UART2_RXD

AD2

GPP_C21/UART2_TXD

AD3

GPP_C22/UART2_RTS#

AD4

GPP_C23/UART2_CTS#

U7

GPP_C16/I2C0_SDA

U6

GPP_C17/I2C0_SCL

U8

GPP_C18/I2C1_SDA

U9

GPP_C19/I2C1_SCL

AH9

GPP_F4/I2C2_SDA

AH10

GPP_F5/I2C2_SCL

AH11

GPP_F6/I2C3_SDA

AH12

GPP_F7/I2C3_SCL

AF11

GPP_F8/I2C4_SDA

AF12

GPP_F9/I2C4_SCL

SKYLAKE-U-GP

BOARD_ID2

3

(PDG#543016) Ensure that all I2C interface on-board terminations are pulled up to the same voltage rail as the device/end point.

LPSS ISH

SKYLAKE_ULT

Strap

GPP_F10/I2C5_SDA/ISH_I2C2_SDA GPP_F11/I2C5_SCL/ISH_I2C2_SCL

GPP_D13/ISH_UART0_RXD/SML0BDATA/I2C4B_SDA

GPP_D14/ISH_UART0_TXD/SML0BCLK/I2C4B_SCL

GPP_D16/ISH_UART0_CTS#/SML0BALERT#

GPP_C12/UART1_RXD/ISH_UART1_RXD

GPP_C13/UART1_TXD/ISH_UART1_TXD GPP_C14/UART1_RTS#/ISH_UART1_RTS# GPP_C15/UART1_CTS#/ISH_UART1_CTS#

SX_EXIT_HOLDOFF#/GPP_A12/BM_BUSY#/ISH_GP6

Do Not Stuff

PROJECT_ID2

Do Not Stuff

R2017

R2018

3D3V_S0

OPS

UMA

12

SKL

12

KBL

12

R2005

R2005 10KR2J-3-GP

10KR2J-3-GP

R2008

R2008 Do Not Stuff

Do Not Stuff

BIOS strap pin:

BIOS VRAM Size Strap pin

KBL

SKL

BIOS strap pin:

BIOS UMA/DIS Strap pin

UMA

DIS

6 OF 20

GPP_D9 GPP_D10 GPP_D11 GPP_D12

GPP_D5/ISH_I2C0_SDA GPP_D6/ISH_I2C0_SCL

GPP_D7/ISH_I2C1_SDA GPP_D8/ISH_I2C1_SCL

GPP_D15/ISH_UART0_RTS#

GPP_A18/ISH_GP0 GPP_A19/ISH_GP1 GPP_A20/ISH_GP2 GPP_A21/ISH_GP3 GPP_A22/ISH_GP4 GPP_A23/ISH_GP5

GPP_A19

PROJECT_ID2

0

1

GPP_C11

BOARD_ID2

0

1

2

USB_UART_SEL_D9

P2

DGPU_HOLD_RST#

P3 P4

RTC_DET#

P1

I2C0_SDA

M4

I2C0_SCL

N3

I2C1_SDA

N1

I2C1_SCL

N2

1.8V Only

AD11 AD12

U1

UART0_TXD

U2

UART0_RTS#

U3

UART0_CTS#

U4

UART1_RXD

AC1 AC2

UART1_RTS#

AC3

UART1_CTS#

AB4 AY8

PROJECT_ID2

BA8 BB7 BA7 AY7 AW7 AP13

(PDG#543016) If the UART/GPIO functionality is also not used, the signals can be left as no-connect.

TP2006 Do Not StuffTP2006 Do Not Stuff

1

TP2012 Do Not StuffTP2012 Do Not Stuff

1

TP2013 Do Not StuffTP2013 Do Not Stuff

1

TP2014 Do Not StuffTP2014 Do Not Stuff

1

TP2015 Do Not StuffTP2015 Do Not Stuff

FFS_INT2 [67]

1

TP2016 Do Not StuffTP2016 Do Not Stuff

1

TP2017 Do Not StuffTP2017 Do Not Stuff

KB_DET# [65]

PANEL_SIZE_ID [55]

IR_CAMERA_DET# [55]

I2C1_SDA I2C0_SDA

I2C0_SCL I2C1_SCL

RTC_DET# [25]

DGPU_PWR_EN [85,86]

Do Not Stuff

Do Not Stuff RN2007

RN2007

1

4

2 3

DY

RN2008

1

4

2 3

DY

Do Not Stuff

1

3D3V_S0

Intel has removed EHCI controller from BDW and proposed to use UART interface for Win7 debug.

A A

5

4

VRAM_ID1

VRAM_2G

VRAM_4G

3D3V_S0

12

3

R2023

R2023 Do Not Stuff

Do Not Stuff

R2024

Do Not Stuff

BIOS strap pin:

BIOS VRAM Size Strap pin

4G

2G

GPP_B17

VRAM_ID1

0

1

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

Size Document Number Rev

Custom

Date: Sheet of

2

Date: Sheet of

CPU_(LPSS/ISH)

Taipei Hsien 221, Taiwan, R.O.C.

Taos KBL-U

1

X00

20 105Monday, December 26, 2016

X00

Vinaﬁx.com

5

Main Func = PCH

4

3

2

1

+V1.00A_SIP

D D

+VCCPRIM_CORE

2.57A

SC1U10V2KX-1GP

+V1.00A_SIP

C2109

12

+VCCDSW _1P0

+VCCAMPHYPLL_1P0

+VCCAPLL_1P0

+V1.00A_SIP

+VCCPDSW_3P3

+VCCPAZIO

+V3.3A_SIP

+VCCSRAM_1P0

+V3.3A_SIP +V1.00A_SIP

+VCCAPLLEBB_1P0

SC1U10V2KX-1GP

12

C2110

SCD1U16V2KX-3GP

Layout Note:

C2111

SCD1U16V2KX-3GP

1uF: C2105 near V19 C2106 near AK17 C2107 near AG15 C2109 near Y16 C2110 near T16 C2111 near AJ19

12

C2120

C2121

Do Not Stuff

12

C C

B B

+V3.3A_SIP

Do Not Stuff

12

DY

SC1U10V2KX-1GP

1 2

20161024 0ohm to short pad

C2105

C2106

SC1U10V2KX-1GP

12

SC1U10V2KX-1GP

12

+VCCMPHYGTAON_1P0_LS_SIP

R2101

R2101 Do Not Stuff

Do Not Stuff

C2107

12

CPU1O

AB19

VCCPRIM_1P0

AB20

VCCPRIM_1P0

P18

VCCPRIM_1P0

AF18

VCCPRIM_CORE

AF19

VCCPRIM_CORE

V20

VCCPRIM_CORE

V21

VCCPRIM_CORE

AL1

DCPDSW_1P0

K17

VCCMPHYAON_1P0

L1

VCCMPHYAON_1P0

N15

VCCMPHYGT_1P0

N16

VCCMPHYGT_1P0

N17

VCCMPHYGT_1P0

P15

VCCMPHYGT_1P0

P16

VCCMPHYGT_1P0

K15

VCCAMPHYPLL_1P0

L15

VCCAMPHYPLL_1P0

V15

VCCAPLL_1P0

AB17

VCCPRIM_1P0

Y18

VCCPRIM_1P0

AD17

VCCDSW_3P3

AD18

VCCDSW_3P3

AJ17

VCCDSW_3P3

AJ19

VCCHDA

AJ16

VCCSPI

AF20

VCCSRAM_1P0

AF21

VCCSRAM_1P0

T19

VCCSRAM_1P0

T20

VCCSRAM_1P0

AJ21

VCCPRIM_3P3

AK20

VCCPRIM_1P0

N18

VCCAPLLEBB_1P0

SKYLAKE-U-GP

CPU POWER 4 OF 4

+V1.8A_SIP

SKYLAKE_ULT

1.8V Only

12

GPP_B0/CORE_VID0 GPP_B1/CORE_VID1

+VCCPRIM_CORE

C2108

SC1U10V2KX-1GP

DY

15 OF 20

VCCPGPPA

VCCPGPPB VCCPGPPC VCCPGPPD

VCCPGPPE

VCCPGPPF VCCPGPPG

VCCPRIM_3P3 VCCPRIM_1P0

VCCATS_1P8

VCCRTCPRIM_3P3

VCCRTC VCCRTC

DCPRTC VCCCLK1 VCCCLK2 VCCCLK3 VCCCLK4 VCCCLK5 VCCCLK6

C2102

Do Not Stuff

12

+VCCDSW _1P0

+V3.3A_SIP

AK15 AG15 Y16 Y15 T16 AF16 AD15

V19 T1 AA1 AK17 AK19

BB14

VCCRTCEXT

BB10 A14 K19 L21 N20 L19 A10

V0.85A_VID0

AN11

20160630 remove TP2102 for layout space

AN13

C2103

12

+V1.8A_SIP

+V1.00A_SIP +V1.8A_SIP +V3.3A_SIP

C2112 SCD1U16V2KX-3GPC2112 SCD1U16V2KX-3GP

+V1.00A_SIP +VCCCLK2 +V1.00A_SIP +VCCCLK4 +VCCCLK5 +V1.00A_SIP

+V1.00A_SIP

C2124

SC1U10V2KX-1GP

12

+VCCPRTC_3P3

1 2

1

12

DY

+V3.3A_SIP

TP2101 Do Not StuffTP2101 Do Not Stuff

C2104

C2101

SC1U10V2KX-1GP

Do Not Stuff

12

Layout Note:

1uF: C2101 near AB19 C2104 near K17 C2116 near A10 C2124 near AL1

+VCCPRTC_3P3

C2118

C2119

SCD1U16V2KX-3GP

Do Not Stuff

12

DY

12

C2117

SC1U10V2KX-1GP

CAP need close to AK19

R2111

R2109

Do Not Stuff

R2108

R2108 Do Not Stuff

Do Not Stuff

R2107

R2107 Do Not Stuff

Do Not Stuff

+VCCPRTC_3P3

+VCCAPLL_1P0+V1.00A_SIP

+VCCCLK2

+VCCCLK4

+VCCCLK5

RTC_AUX_S5

R2106

1 2

Do Not Stuff

20161024 0ohm to short pad

+VCCAMPHYPLL_1P0_L +VCCAMPHYPLL_1P0

+V1.00A_SIP

20161024 0ohm to short pad

+V1.00A_SIP

R2110

1 2

0R3J-0-U-GP

1 2

0R3J-0-U-GP

1 2

20161024 0ohm to short pad

1 2

20161024 0ohm to short pad

20161024 0ohm to short pad 20161108 short pad to 0ohm

+V1.00A_SIP

+VCCAMPHYPLL_1P0

SC22U6D3V3MX-1-GP

C2122

A A

12

Layout Note:

22uF: C2122 near K15

+VCCAPLL_1P0

C2123

12

Do Not StuffDYC2123

Do Not Stuff

Layout Note:

22uF: C2123 near K15

+VCCCLK2

C2116

SC1U10V2KX-1GP

12

DY

5

4

+VCCCLK4

Do Not Stuff

C2113

12

DY

3

+VCCCLK5

Do Not Stuff

12

DY

C2114

Do Not Stuff

12

DY

C2115

Layout Note:

1uF: C2116 near A10 22uF: C2115 near K19 C2114 near N20 C2113 near L19

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

Size Document Number Rev

A3

Date: Sheet of

2

Date: Sheet of

Taipei Hsien 221, Taiwan, R.O.C.

CPU_(POWER1)

Taos KBL-U

21 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = PCH

D D

CPU1T

AW69

RSVD#AW69

AW68

RSVD#AW68

AU56

RSVD#AU56

AW48

RSVD#AW48

C7

RSVD#C7

U12

RSVD#U12

U11

RSVD#U11

H11

RSVD#H11

SKYLAKE-U-GP

C C

SKYLAKE-U-GP

SKYLAKE_ULT

SPARE

20 OF 20

RSVD#F6

RSVD#E3 RSVD#C11 RSVD#B11 RSVD#A11 RSVD#D12 RSVD#C12

RSVD#F52

F6 E3 C11 B11 A11 D12 C12 F52

B B

2.DIS

Wistron Corporation

A A

Title

CPU_(RSVD)

Size Document Number Rev

A4

Date: Sheet of

5

4

3

Date: Sheet of

2

CPU_(RSVD)

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Taos KBL-U

22 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = PCH

CPU1P

GND 1 OF 3

SKYLAKE_ULT

A5

VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS

SKYLAKE-U-GP

SKYLAKE_ULT

TP2309Do Not Stuff TP2309Do Not Stuff

D D

C C

B B

TP2311Do Not Stuff TP2311Do Not Stuff TP2310Do Not Stuff TP2310Do Not Stuff

1 1

A67_TP A70_TP

A67 A70 AA2

AA4 AA65 AA68 AB15 AB16 AB18 AB21

AB8 AD13 AD16 AD19 AD20 AD21 AD62

AD8 AE64 AE65 AE66 AE67 AE68 AE69

AF1

AF10 AF15 AF17

AF2

AF4

AF63 AG16 AG17 AG18 AG19 AG20 AG21 AG71

AH13

AH6 AH63 AH64 AH67

AJ15 AJ18 AJ20

AK11 AK16 AK18 AK21 AK22 AK27 AK63 AK68 AK69

AK8

AL2

AL28 AL32 AL35 AL38

AL4

AL45 AL48 AL52 AL55 AL58 AL64

AJ4

A5_TP

1

16 OF 20

VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS

AL65 AL66 AM13 AM21 AM25 AM27 AM43 AM45 AM46 AM55 AM60 AM61 AM68 AM71 AM8 AN20 AN23 AN28 AN30 AN32 AN33 AN35 AN37 AN38 AN40 AN42 AN58 AN63 AP10 AP18 AP20 AP23 AP28 AP32 AP35 AP38 AP42 AP58 AP63 AP68 AP70 AR11 AR15 AR16 AR20 AR23 AR28 AR35 AR42 AR43 AR45 AR46 AR48 AR5 AR50 AR52 AR53 AR55 AR58 AR63 AR8 AT2 AT20 AT23 AT28 AT35 AT4 AT42 AT56 AT58

CPU1R

G10 G22 G43 G45 G48

G52 G55 G58

G60 G63 G66

H15 H18 H71

K16 K18 K22 K61 K63 K64 K65 K66 K67 K68 K70 K71

G5

G6

J11 J13 J25 J28 J32 J35 J38 J42

L11 L16 L17

F8

J8

CPU1R

GND 3 OF 3

VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS

SKYLAKE-U-GP

SKYLAKE_ULT

18 OF 20

VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS

L18 L2 L20 L4 L8 N10 N13 N19 N21 N6 N65 N68 P17 P19 P20 P21 R13 R6 T15 T17 T18 T2 T21 T4 U10 U63 U64 U66 U67 U69 U70 V16 V17 V18 W13 W6 W9 Y17 Y19 Y20 Y21

CPU1Q

GND 2 OF 3

AT63

VSS

AT68

VSS

AT71

VSS

AU10

VSS

AU15

VSS

AU20

VSS

AU32

VSS

AU38

AV1 AV68 AV69 AV70 AV71

AW10 AW12 AW14 AW16 AW18 AW21 AW23 AW26 AW28 AW30 AW32 AW34 AW36 AW38

AW41 AW43 AW45 AW47 AW49 AW51 AW53 AW55 AW57

AW6 AW60 AW62 AW64 AW66

AW8

AY66

BA1 BA10 BA14 BA18

BA2 BA23 BA28 BA32 BA36

BA45

B10 B14 B18 B22 B30 B34 B39 B44 B48 B53 B58 B62 B66 B71

F68

VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS

VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS

AV1_TP

1

TP2307Do Not Stuff TP2307Do Not Stuff

AV71_TP

1

TP2304Do Not Stuff TP2304Do Not Stuff

B71_TP

1

TP2312Do Not Stuff TP2312Do Not Stuff TP2305Do Not Stuff TP2305Do Not Stuff

TP2306Do Not Stuff TP2306Do Not Stuff

1

BA1_TP

BA2_TP

SKYLAKE_ULT

17 OF 20

VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS

BA49 BA53 BA57 BA6 BA62 BA66 BA71 BB18 BB26 BB30 BB34 BB38 BB43 BB55 BB6 BB60 BB64 BB67 BB70 C1 C25 C5 D10 D11 D14 D18 D22 D25 D26 D30 D34 D39 D44 D45 D47 D48 D53 D58 D6 D62 D66 D69 E11 E15 E18 E21 E46 E50 E53 E56 E6 E65 E71 F1 F13 F2 F22 F23 F27 F28 F32 F33 F35 F37 F38 F4 F40 F42 BA41

BA71_TP

BB67_TP

1

BB70_TP

1

20160630 removeTP2308 for layout space

E71_TP

1

TP2303 Do Not StuffTP2303 Do Not Stuff

TP2302 Do Not StuffTP2302 Do Not Stuff TP2301 Do Not StuffTP2301 Do Not Stuff

1

TP2314 Do Not StuffTP2314 Do Not Stuff

SKYLAKE-U-GP

A A

5

4

3

2

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

Size Document Number Rev

A3

Date: Sheet of

Taipei Hsien 221, Taiwan, R.O.C.

CPU_(VSS)

Taos KBL-U

1

23 105Monday, December 26, 2016

X00

Vinaﬁx.com

5

Main Func = KBC

1D0V_S 5

R2402

DY

R2440

DY

R2492

12

KSI0 KSI3 KSI1 KSI5

KSI2 KSI4 KSI6 KSI7

KSO6 KSO7 KSO4 KSO5

KSO2 KSO1 KSO3 KSO8

CMP_VOUT 1

12

DY

EC_VTT

12

C2406

20161108 RF change DY to stuff

3D3V_S 5_KBC

HW_GPS _DISAB LE2# [62]

boost_m on [4 4]

Layout Note:

R2432

1 2

1KR2J-1 -GP

G

S

SCD1U16V2KX-3GP

EC2401

R2401

C2402

1 2

Do Not Stuff

+VCCSTG

1 2

Do Not Stuff

+V1.00U_C PU

Layout Note:

Need very close to EC

RN2412

1 2 3 4 5

SRN10KJ -6-GP

RN2411

1 2 3 4 5

SRN10KJ -6-GP

RN2410

1 2 3 4 5

SRN100K J-5-GP

RN2409

1 2 3 4 5

SRN100K J-5-GP

R2498

12

C2441

DY

Do Not Stuff

1 2

0R2J-2-G P

8 7 6

Do Not Stuff

R2423

DY

Do Not Stuff

Need very close to EC

20161024 0ohm to short pad 20161108 short pad to 0ohm

D D

3D3V_S 5_KBC

C C

I_BATT

EC_AGND

B B

Power Switch Logic(PSL)

KBC_PW RBTN#[64]

EC_GPIO47 High Active

R2417

Do Not Stuff

A A

Do Not Stuff

3D3V_S 5 3D3V_S 5_KBC

20161104 RF add

12

WWAN

FC2403

SC470P50V2KX-L-GP

12

FC2402SCD1U25V2KX-GP

WWAN

RN2403

1

8

2

7

3

6

4 5

SRN100K J-5-GP

RN2404

1

8

2

7

3

6

4 5

SRN100K J-5-GP

12

DY

Do Not Stuff

12

DY

Do Not Stuff

PCH_PLT RST#_E C

1 2

DY

Do Not Stuff

Layout Note:

Need very close to EC

R2418

R2418 Do Not Stuff

Do Not Stuff

1 2

DY

Q2408

D

2N7002K -2-GP

84.2N702.J31

2ND = 84.2N702.031

3rd = 84.07002.I31

4th = 84.2N702.W31

5

12

C2421

SCD1U16V2KX-3GP

EC_AGND

KSO10 KSO11 KSO14 KSO13

KSO15 KSO16 KSO12 KSO0

DGPU_PW ROK

CLKRUN#

0518 modify correct location

ECVBAT

H_PROCHO T#_EC

3D3V_S 5

20160617 modify DY

12

FC2401Do Not StuffDYFC2401Do Not Stuff

12

C2412

C2420

DY

C2416

C2415

DY

Do Not Stuff

SCD1U16V2KX-3GP

3D3V_S 5_KBC

R2450

R2450 100KR2 J-1-GP

100KR2 J-1-GP

1 2

R2449

R2449 Do Not Stuff

Do Not Stuff

DY

1 2

PCH_RSMR ST#[17]

LPC_LA D[3..0][18 ,68,91]

LPC_LF RAME#[18,6 8,91]

PLT_RS T#[17,31,55,61 ,62,68,76 ,91]

CLK_PC I_LPC_ MEC[1 8]

CLKRUN#[18]

SERIRQ[18,20]

TP_EN#[65 ] SIO_RC IN#[18]

20160617 10 ohm*3 follow up vegas as 8P4R

SPI_CL K_ROM[18 ,25,91]

SPI_SI _ROM[1 8,25,91]

SPI_SO _ROM[18,25,91]

EC_SLP _S0IX#[17,40,9 1]

RTCRST _ON[1 8]

SPI_CS _ROM_N0[18,25 ]

SIO_SL P_S4#[17,40,54]

AC_DIS[43,44]

PCH_ALW _ON[41 ]

ME_SUS_P WR_AC K[17]

INT_TP#[4,65 ]

PM_LAN_E NABLE[31]

ALL_SYS _PWRG D[17,4 0]

RESET_ OUT#[1 7,26,40]

SUS_CLK[18]

ALL_SYS_PWRGD a ssert, delay 10ms; RES ET_OUT# assert .

20160617 change 82.30001.C01 to 082.30003.0201 for cost

R2451

R2451 100KR2 J-1-GP

100KR2 J-1-GP

1 2

POWER _SW_I N#

C2426

12

SC1U10V 2KX-1GP

R2416

1 2

Do Not Stuff

20161024 0ohm to short pad

H_PROCHO T# [4,44,46]

12

C2403

C2403 Do Not Stuff

Do Not Stuff

DY

12

C2411

DY

Do Not Stuff

KSO[0..16 ][65]

KSI[0..7][65]

CLK_TP _SIO[6 5] DAT_TP _SIO[65 ] SIO_PW RBTN#[17,99]

R2410

SRN10J-1 -GP

R2431

R2431 R2491

R2491

R2481

R2428 Do Not Stuff

1 2

R2446

1 2

Do Not Stuff

20161024 0ohm to short pad

12

C2410

C2414

C2413

DY

Do Not Stuff

SCD1U16V2KX-3GP

SCD1U16 V2KX-3G P

KSO0 KSO1 KSO2 KSO3 KSO4 KSO5 KSO6 KSO7 KSO8 KSO9 KSO10 KSO11 KSO12 KSO13 KSO14 KSO15 KSO16

CAP_LE D#

KSI0 KSI1 KSI2 KSI3 KSI4 KSI5 KSI6 KSI7

LPC_LA D0 LPC_LA D1 LPC_LA D2 LPC_LA D3

PCH_PLT RST#_E C

12

Do Not Stuff

SIO_EX T_SMI# TP_EN#

SIO_EX T_SCI#

RN2401

1

8 2 3 4 5

20161024 0ohm to short pad

C2425

C2425 SC10P5 0V2JN-4G P

SC10P5 0V2JN-4G P

Dummy R2422 & C2427 by EC control PCH_DPWROK 20150416

EC_SPI _CLK

7

EC_SPI _MOSI

6

EC_SPI _MISO EC_SLP _S0IX#

R2490

EC_SPI _CS0#

12

Do Not Stuff

12

Do Not Stuff

12

Do Not Stuff

12

Do Not Stuff

XTAL2

12

DY

XTAL1

X2401

1 2

XTAL-32 D768KHZ -89-GP

082.30003.0201

Microchip: Use CL=9p Xtal󶁜C = 10p

3D3V_S 5_KBC

4

If don't need RTC alarm wake up, can change to 3D3V_AUX_S5

12

C2417

DY

PTP_INT #_EC LAN_EN

USB_EN# RUNPWRO K

DY

R2414

1 2

DY

Do Not Stuff

C2428

1 2

XTAL_K BC_2

1 2

3D3V_S 5_KBC

DB3

Do Not Stuff

RTC_AUX _S53D3V_A UX_S5

R2472

R2473

DY

Do Not Stuff

20161024 0ohm to short pad

1 2

ECVBAT

12

KBC24

2

GPIO027/KSO00/PVT_IO1

14

GPIO015/KSO01/PVT_CS#

15

GPIO016/KSO02/PVT_SCLK

16

GPIO017/KSO03/PVT_IO0

37

GPIO045/BCM_INT1#/KSO04

38

GPIO046/BCM_DAT1/KSO05

39

GPIO047/BCM_CLK1/KSO06

50

GPIO025/KSO07/PVT_IO2

46

GPIO055/PWM2/KSO08/PVT_IO3

68

GPIO102/KSO09/CR_STRAP

72

GPIO106/KSO10

74

GPIO110/KSO11

75

GPIO111/KSO12

76

GPIO112/PS2_CLK1A/KSO13

77

GPIO113/PS2_DAT1A/KSO14

86

GPIO125/KSO15

92

GPIO132/KSO16

93

GPIO140/KSO17

98

GPIO143/KSI0/DTR#

99

GPIO144/KSI1/DCD#

6

GPIO005/SMB00_DATA/SMB00_DATA18/KSI2

7

GPIO006/SMB00_CLK/SMB00_CLK18/KSI3

104

GPIO147/KSI4/DSR#

105

GPIO150/KSI5/RI#

107

GPIO151/KSI6/RTS#

108

GPIO152/KSI7/CTS#

78

GPIO114/PS2_CLK0

79

GPIO115/PS2_DAT0

52

GPIO026/PS2_CLK1B

88

GPIO127/PS2_DAT1B

59

GPIO040/LAD0

60

GPIO041/LAD1

61

GPIO042/LAD2

62

GPIO043/LAD3

58

GPIO044/LFRAME#

56

GPIO064/LRESET#

57

GPIO034/PCI_CLK

63

GPIO067/CLKRUN#

55

GPIO063/SER_IRQ

10

GPIO011/SMI#/EMI_INT#

49

GPIO060/KBRST

53

GPIO061/LPCPD#

66

GPIO100/EC_SCI#

32

GPIO126/SHD_SCLK

28

GPIO133/SHD_IO0

29

GPIO134/SHD_IO1

30

GPIO135/SHD_IO2

31

GPIO136/SHD_IO3

27

GPIO123/SHD_CS#

67

GPIO101/SPI_CLK

69

GPIO103/SPI_IO0

71

GPIO105/SPI_IO1

42

GPIO052/SPI_IO2

33

GPIO062/SPI_IO3

3

GPIO001/SPI_CS#/32KHZ_OUT

13

RESET_IN#/GPIO014

48

GPIO057/VCC_PWRGD

73

GPIO107/RESET_OUT#

125

XTAL2

123

XTAL1

MEC1404 -NU-GP

R2458

071.01404.000E

Do Not Stuff

C2424

C2424 SC10P5 0V2JN-4G P

SC10P5 0V2JN-4G P

20161223 change short pad to 0ohm

I_SYS

EC_AGND

3D3V_S 5_KBC

R2478

R2478 Do Not Stuff

Do Not Stuff

ICSP_C LOCK ICSP_D ATA

1 2

HOST_DE BUG_TX E51_TX D_R

ICSP_C LR

R2497

0R2J-2-G P

20161024 0ohm to short pad

R2425

DY

Do Not Stuff

12

DY

C2427

Do Not Stuff

R2476 Do Not Stuff

12

DB3

R2463 Do Not Stuff

12

DB3

R2464 Do Not Stuff

12

DB3

R2466 Do Not Stuff

12

DB3

R2465 Do Not Stuff

12

DB3

4

VSS_VBAT

124

1 2

43

103

122

VTR5VTR19VTR

VBAT

GPIO007/SMB01_DATA/SMB01_DATA18

GPIO010/SMB01_CLK/SMB01_CLK18

GPIO012/SMB02_DATA/SMB02_DATA18

GPIO013/SMB02_CLK/SMB02_CLK18

GPIO130/SMB03_DATA/SMB03_DATA18

GPIO131/SMB03_CLK/SMB03_CLK18

GPIO141/SMB04_DATA/SMB04_DATA18

GPIO142/SMB04_CLK/SMB04_CLK18

MEC1404

GPIO116/TFDP_DATA/UART_RX

GPIO033/PECI_DAT/SB_TSI_DAT

GPIO166/CMP_VREF1/UART_CLK

VSS

VSS64VSS

84

112

100

EC_AGND

VR_CAP

12

R2445

Do Not Stuff

EC_AGND

12

PCH_DPW ROK [17]

12

P_SYS [44,46]

3D3V_A UX_KBC_ R ICSP_C LK_R

ICSP_D ATA_R

ICSP_C LR_R

3D3V_S 5_KBC

R2462

R2462 Do Not Stuff

Do Not Stuff

1 2

20161024 0ohm to short pad

12

C2423

SCD1U16V2KX-3GP

3D3V_AUX_KBC_33

54

VTR_33_18

VTR65VTR82VTR

GPIO050/TACH0 GPIO051/TACH1

GPIO053/PWM0 GPIO054/PWM1

GPIO056/PWM3 GPIO030/BCM_INT0#/PWM4 GPIO031/BCM_DAT0/PWM5 GPIO032/BCM_CLK0/PWM6

GPIO002/PWM7

GPIO157/LED0/TST_CLK_OUT

GPIO156/LED1 GPIO104/LED2

GPIO117/TFDP_CLK/UART_TX

GPIO035/SB-TSI_CLK

VREF_CPU

GPIO145/ICSP_CLOCK

GPIO146/ICSP_DATA

ICSP_MCLR

BGPO/GPIO004

SYSPWR_PRES/GPIO003

VCI_OUT/GPIO036 VCI_IN1#/GPIO162 VCI_IN0#/GPIO163

VCI_OVRD_IN/GPIO164

GPIO160/DAC_0

GPIO161/DAC_1

DAC_VREF

GPIO124/CMP_VOUT0

GPIO020/CMP_VIN0

GPIO165/CMP_VREF0 GPIO120/CMP_VOUT1

GPIO021/CMP_VIN1

GPIO024/CMP_STRAP0

GPIO023/ADC6/A20M

GPIO022/ADC5 GPIO153/ADC4 GPIO154/ADC3 GPIO155/ADC2 GPIO122/ADC1 GPIO121/ADC0

ADC_VREF

VR_CAP18VSS17VSS51AVSS

C2418

C2418 SC1U10V 2KX-1GP

SC1U10V 2KX-1GP

Layout Note:

Connect GND and AGND planes v ia either 0R resistor or connect direct ly.

7 1

2 3 4 5 6 8

Do Not Stuff

SMBDA1

8

SMBCLK1KSO9

9

SMBDA2

11

SMBCLK2

12

SYS_PW ROK

89

L_BKLT _EN_EC

91 96

PBAT_P RES#

97

FAN1_TA CH

40 41

44 45

47 34 35 36 4

BAT1_L ED#

1

BAT2_L ED#

106

PWR_L ED#

70 80

81

PTP_DI S#

90

PECI_E C

94

EC_VTT

95

ICSP_C LOCK

101

ICSP_D ATA

102

ICSP_C LR

87

EC_MUTE#

119

+3VLP

120

ALWON

121

VCI_IN1 #

126

POWER _SW_I N#

127

ACAV_I N

128

20161213 R2427 change 0 ohm to short pad

23

DGPU_PW ROK_K BC

24 22

CMP_VOUT 0

85 20 25

CMP_VOUT 1

83 21

LCD_TS T

26 118

PANEL_B KEN_EC

117 116

MODEL_I D

109

I_ADP

110

BOARD_ ID

111

I_SYS

113

I_BATT

114 115

3D3V_S 5_KBC

C2422

12

EC_AGND

DAT_IT E8010[96]

CLK_IT E8010[96]

DB3

3

3D3V_S 5

12

R2443

R2443 Do Not Stuff

Do Not Stuff

PCB_REV

BOARD_ ID

12

R2444

C2408

100KR2 F-L1-GP

1 2

EC_AGND

SCD1U16V2KX-3GP

ALL_SYS_PWRGD d e-assert, delay 100ms; SY S_PWROK assert .

SYS_PW ROK [17]

FAN1_DA C

1 2

Do Not Stuff

R2437

C2405

43R2J-G P

12

Need very close to EC

DY

EC_MUTE# [27] ALWON [40]

R2469 Do Not Stuf fR2469 Do Not Stuff

12

PWR_C HG_ACOK [17 ,44]

12

DGPU_PW ROK [19,79,85 ]

C2429

1 2

USBCHARG ER_CB0 [34]

12

R2421

12

330R2J -3-GP

Need very close to EC

SC2200P50V2KX-2GP

Do Not Stuff

LCD_TS T

SRN2K2J -1-GP

R2471

12

SMBDA2

12

SMBCLK2

MASK_BA SE_LED S# [64 ]

3D3V_S 5_KBC

GPU_PW R_LEVE L [79]

BLON_OUT [55]

SIO_EX T_WAK E# [20] AD_IA [44 ]

R2480

1 2

DY

Do Not Stuff

R2435

100KR2 J-1-GP

SMBDA2 SML1_SMBDATA

RN2407

84.2N702.A3F

2nd = 84.2N 702.E3F

3rd = 75.00601.07C

4th = 84.DMN66.03F

R2427

Do Not Stuff

SCD1U16 V2KX-3G P

20161013 add config2.3 to detect different SSD vendor

R2439 Do Not Stuf fR2439 Do Not Stuff

12

C2435

SCD1U16V2KX-3GP

EC_AGND

20161012 remove D2401 R2488 add R2435 R2436 to let EC push BLON

L_BKLT _EN[8]

eDP backlight C ontrol from PC H

20161107 change 10K to 2.2K Vendor suggest for I2C hold time SPEC,location name change RN2603 to RN2407

20161024 0ohm to short pad

Do Not Stuff

20161024 0ohm to short pad

R2474

Do Not Stuff

Taos_X00 Taos_X01 Taos_X02 Taos_A00

Reserved Reserved Reserved Reserved Reserved Reserved 100.0K

SMBDA1 [4 3,44] SMBCLK1 [43,44]

SIO_SL P_SUS# [17,41,53,54 ] PBAT_P RES# [43 ,44]

LID_CL _SIO# [70]

BKLGT_ PWM [65] BEEP [27]

SUSACK# [17] EC_WA KE# [17 ]

PS_ID [43 ]

SIO_SL P_S3# [1 7,27,40,5 1]

ME_FWP _EC [98]

HOST_DE BUG_TX [61]

H_PECI [4]

ECVBAT

R2452

100KR2 J-1-GP

1 2

20160713 DY

CMP_VOUT 0 [26] NGFF_CO NFIG_2 [62] NGFF_CO NFIG_3 [62]

BLON_OUT

20161212 R2435 change 0 ohm to short pad

L_BKLT _EN_EC

12

R2422

R2436

1 2

DY

Do Not Stuff

R2419

1 2

DY

Do Not Stuff

NON DS3

1 2

R2482 Do Not Stuff

NON DS3

1 2

R2483 Do Not Stuff

3D3V_S 5_KBC 3D3V_S5_PC H

1

23

DS3

2N7002K DW-GP

4

6

DS3

Q2604

R2453 10KR2 J-3-GPR2453 10KR 2J-3-GP

1 2

LCD_VC C_TEST _EN [55,96]

LCD_TS T [55]

SML1_SMB CLKSMBCLK2

1 2345

Reserved for DS3 circuit

3

100.0K

3D3V_S 0

1 2

83.R2004.G8F

12

+3VLP

20160616 modify for 1416

3D3V_S 5_PCH

USB_EN#

INT#_IT E8010 [9 6]

20160608 modify

4.99K(64.49925.6DL)

16.2K(64.16225.6DL)

28.7K(64.28725.6DL) 43K(64.43025.6DL) 59K(64.59025.6DL)

76.8K(64.76825.6DL) 100K(64.10035.6DL) 130K(64.13035.6DL) 169K(64.16935.6DL) 226K(64.22635.6DL)

R2430

R2430 10KR2J -3-GP

10KR2J -3-GP

D2403

KA

RB751V -40H-GP

C2401

C2401 SC10U6D 3V3MX-GP

SC10U6D 3V3MX-GP

3D3V_A UX_S5

12

R2467

R2467 1KR2J-1 -GP

1KR2J-1 -GP

12

R2454

R2454 100KR2 J-1-GP

100KR2 J-1-GP

3D3V_S 5_PCH

12

DY

R2461

Do Not Stuff

20161024 0ohm to short pad

Do Not Stuff

SML1_SMB DATA [18 ,26,79]

SML1_SMB CLK [1 8,26,79]

2

VOLTAGEPULL-HIGH RESISTORPULL-LOW RESISTORBoard_ID_DET(GPIO153)

3.143V

2.840V

2.564V

2.307V

2.075V

1.866V

1.650V

1.435V

1.227V

1.012V

FAN_TAC H1 [26]

FAN1_DA C_1 [26]

CHG_AMBE R_LED#[64]

PWR_L ED#_S[64]

3D3V_S 5

12

R2434

G

DY

S

Do Not Stuff

R2479

Q2401

12

R2434 100KR2 J-1-GP

100KR2 J-1-GP

D

USB_PW R_EN# [35]

SPI Flash ROM(1or 2M) for EC

EC_SPI _CS0# EC_SP I_CS0 #_R

R2426 Do Not Stuff

SPI3_S O_ROM

R2522 Do Not Stuff

R2522 Do Not Stuff R2456 Do Not Stuff

R2456 Do Not Stuff

3D3V_S 5_KBC

20160615 SPI Flash ROM(1or 2M) for EC-Power change to 3D3V_S5_KBC

R2457 Do Not Stuff

2

20160608 modify

R2442

Do Not Stuff

MODEL_ID

MODEL_I D

C2407

1 2

EC_AGND

SCD1U16V2KX-3GP

BAT1_L ED#

3D3V_S 5 3D3V_S 5

CAP_LE D#

3D3V_S 5 3D3V_S 5

TP_EN# LID_CL _SIO#

MASK_BA SE_LED S#

HW_GPS _DISAB LE2#

TOUCH_PA NEL_INTR #

Touch Panel PH internally.

'CMP_STRAP0' pu ll high to ena ble Comparator func tion 11/24

LID_CL _SIO#

PTP_DI S#

1 2

DY

1 2

DY

1 2

DY

EC2507

Do Not Stuff

1 2

SPI3_S O_ROMEC_SPI _MISO

DY

20160804 modify model ID table

3D3V_S 5

Reserved

12

UMA

Reserved Reserved

Reserved Reserved Reserved Reserved

12

Reserved

R2441

R2441 100KR2 F-L1-GP

100KR2 F-L1-GP

SMBCLK1 SMBDA1

PCH_ALW _ON

PBAT_P RES# SIO_EX T_SCI# SIO_EX T_SMI#

20160629 add follow Keystone

MASK_BA SE_LED S#

Q2417

1

6

2

5

BAT2_L ED#

3 4

2N7002K DW-GP

84.2N702.A3F

2nd = 84.2N 702.E3F

3rd = 75.00601.07C

4th = 84.DMN66.03F

Q2418

1

6

2

5

PWR_L ED#

3 4

2N7002K DW-GP

84.2N702.A3F

2nd = 84.2N 702.E3F

3rd = 75.00601.07C

4th = 84.DMN66.03F

20160622 Merge R2433/R2409 to RN2406

20160728 Change 066.10436.L001 to 66.10436.04L

RN2406

1 2 3

SRN100K J-6-GP

R2438 Do Not Stuff

1 2

DY

R2413 100KR 2J-1-GPR2413 100KR2J -1-GP

1 2

R2429 Do Not Stuff

1 2

DY

D2402

K A

83.R2004.G8F

RB751V -40H-GP

D2405

K A

83.R2004.G8F

RB751V -40H-GP

20160615 SPI Flash ROM(1or 2M) for EC-Power change to 3D3V_S5_KBC

3D3V_S 5_KBC

R2518

DY

Do Not Stuff

1 2

SPI3_S O_ROM_R SPI3_W P_ROM_ R SPI3_CLK_R OM_R

12

DY

PULL-LOW RESISTOR

RN2402

1234

SRN4K7J -8-GP

R2496 100KR2 J-1-GP

1 2

DS3

R2415 10KR2J -3-GPR2415 10KR2 J-3-GP

1 2

R2411 Do Not StuffR2411 Do Not Stuff

1 2

R2412 Do Not StuffR2412 Do Not Stuff

1 2

R2499 100KR2 J-1-GPR2499 100KR2J-1 -GP

1 2

BATT_W HITE_L ED# [6 4]

CAP_LE D#_S [65]

3D3V_S 5

4

0516 EE DY and SW PP

3D3V_S 0

TOUCH_PA NEL_INTR # [4,55]

TP_LOC K# [65]

20160720 change 78.10623.51L to 78.10610.5BL

SPI241

1

CE#

2

SO/IO1

HOLD#/IO3

3

DY

WP#/IO2

4

GND

SI/IO0

Do Not Stuff

100.0K 3.143V

100.0K

100.0KDIS

100.0K

3D3V_S 5_KBC

BAT1_L ED# BAT2_L ED# CAP_LE D# PWR_L ED#

20160725 follow Keystone13 to change pull high to pull low

USBCHARG ER_CB0

0519 add pull high

3D3V_S PIVCC2

8

VCC

SPI3_HO LD_ROM_ R

7 6

SCK

SPI3_S I_ROM_R

5

EC2509

1

PULL-HIGH RESISTORMODEL_ID_DET(GPIO153)

4.99K(64.49925.6DL)

16.2K(64.16225.6DL)

28.7K(64.28725.6DL) 59K(64.59025.6DL)

76.8K(64.76825.6DL) 100K(64.10035.6DL) 130K(64.13035.6DL) 169K(64.16935.6DL) 1.227V 226K(64.22635.6DL) 1.012V

SIO_EX T_SCI# _R [16] SIO_EX T_SMI#_ R [8]

1 2 3 4 5

SRN100K J-5-GP

R2447 10KR2 J-3-GPR2447 10KR 2J-3-GP

20160615 SPI Flash ROM(1or 2M) for EC-Power change to 3D3V_S5_KBC

12

DY

2.DIS

Title

Size Document Number Rev

Size Document Number Rev Custom

Custom

Custom Date: Sheet of

Date: Sheet of

VOLTAGE

2.840V

2.564V

2.307V43K(64.43025.6DL)

2.075V

1.866V

1.650V

1.435V

3D3V_S 5

RN2405

8 7 6

1 2

3D3V_S 5_KBC

R2420

R2420 Do Not Stuff

Do Not Stuff

DY

3D3V_S PIVCC2

1 2

12

C2506

C2507

DY

Do Not Stuff

R2455 Do Not Stuff

1 2

DY

R2519 Do Not Stuff

1 2

DY

R2521 Do Not Stuff

1 2

DY

EC2508

EC2508 Do Not Stuff

Do Not Stuff

20160615 SPI Flash ROM(1or 2M) for EC-Power change to 3D3V_S5_KBC

R2459 Do Not Stuff

R2459 Do Not Stuff R2460 Do Not Stuff

R2460 Do Not Stuff

KBC SMSC 1404

Taos KBL-U

Monday, Decem ber 26, 20 16

1

SPI3_C LK_ROM

1 2

DY

1 2

DY

Wistron Corporation

21F, 88, S ec.1, Hsin Tai W u Rd., Hsichih,

21F, 88, S ec.1, Hsin Tai W u Rd., Hsichih, Taipei Hsien 22 1, Taiwan, R.O.C.

Taipei Hsien 22 1, Taiwan, R.O.C.

SPI3_S I_ROM

EC_SPI _CLKSPI3_CLK_ ROM EC_SPI _MOSISPI3_SI_RO M

24 105

3D3V_S 5_KBC

X00

Vinaﬁx.com

5

Main Func = SPI Flash

4

3

2

1

R2501

4K7R2J-2-GP

SPI_WP_ROM_R

12

DY

R2515

Do Not Stuff

12

DY

3D3V_S5_PCH

DY

1 2

3D3V_S5_PCH

DY

1 2

SPI1_SO_ROM_R SPI1_WP_ROM_R

4

1

DY

2 3

4

1

2 3

RN2501

RN2501 Do Not Stuff

Do Not Stuff

20160720 change 78.10623.51L to 78.10610.5BL

SPI25

1

CS#

2

DO/IO1

3 4

RN2502

RN2502 Do Not Stuff

Do Not Stuff

HOLD#/RESET#/IO3 WP#/IO2 GND

W25Q128FVSIQ-GP

72.25128.0E1

20160720 change 78.10623.51L to 78.10610.5BL

SPI252

1

CS#

2

DO/IO1

3

WP#/IO2

4

GND

Do Not Stuff

BIOS

HOLD#/IO3

DY

VCC

DI/IO0

Do Not Stuff

VCC

CLK

DI/IO0

Do Not Stuff

8 7 6

CLK

5

Do Not Stuff

8 7 6 5

EC2506

3D3V_S5_PCH

SPI_HOLD_ROM_RSPI_SO_ROM_R SPI_CLK_ROM_R SPI_SI_ROM_R

EC2501

C2505

DY

3D3V_S5_PCH

SPI1_HOLD_ROM_R

SPI1_CLK_ROM_R SPI1_SI_ROM_R

12

DY

12

DY

12

DY

SPI Flash ROM(16M) for PCH

SKT25

SPI_CS_ROM_N0[18,24]

SKT25

1

8

2

7

3 6

BIOS_SKT

4

5

Do Not Stuff

D D

SPI_CS_ROM_N0 SPI_SO_ROM_R SPI_WP_ROM_R

3D3V_S5_PCH

SPI_HOLD_ROM_R SPI_CLK_ROM_R SPI_SI_ROM_R

Do Not Stuff

EC2502

SPI Flash ROM(8M) for PCH

C C

SPI_CS_ROM_N1[18] SPI_SO_ROM[18,24,25,91]

SPI_WP_ROM[18,25]

R2513 Do Not Stuff

1 2

DY

R2514 Do Not Stuff

1 2

DY

EC2504

Do Not Stuff

3D3V_S5_PCH

C2501

Do Not Stuff

EC2503

EC2503 Do Not Stuff

Do Not Stuff

12

C2504

C2504 Do Not Stuff

Do Not Stuff

1 2 1 2 1 2

DY

DY DY

DY

12

C2502

C2502 SCD1U16V2KX-3GP

SCD1U16V2KX-3GP

12

DY

12

DY

3D3V_S5_PCH

DY

R2509 Do Not Stuff

R2509 Do Not Stuff R2511 Do Not Stuff

R2511 Do Not Stuff R2512 Do Not Stuff

R2512 Do Not Stuff

EC2505

EC2505 Do Not Stuff

Do Not Stuff

R2503 10R2F-L-GPR2503 10R2F-L-GP

1 2

12

FC2501Do Not StuffDYFC2501Do Not Stuff

DY

20160620 Merge R2507,R2508,R2507,R2506 to RN2503

SPI_HOLD_ROM [18,25] SPI_CLK_ROM [18,24,25,91] SPI_SI_ROM [18,24,25,91]

SPI_HOLD_ROM [18,25]

RN2503

SPI_SO_ROM[18,24,25,91]

SPI_WP_ROM[18,25]

SPI_CLK_ROM[18,24,25,91]

SPI_SI_ROM[18,24,25,91]

1 2 3 4 5

SRN10J-1-GP

SPI_SO_ROM_R

8

SPI_WP_ROM_R

7

SPI_CLK_ROM_R

6

SPI_SI_ROM_R

B B

Main Func = RTC

RTC_AUX_S5+RTC_VCC 3D3V_AUX_S5

AFTP2502AFTP2502

RTC1

ACES-CON2-39-GP-U

20.F2299.002

A A

5

+RTC_VCC

1

R2502

1KR2J-1-GP

3 1

2 4

1

4

1KR2J-1-GP

AFTP2501AFTP2501

12

R2504

R2504 10MR2J-L-GP

10MR2J-L-GP

RTC_PW R

D2501

1

2

BAS40C-2-GP

75.00040.07D

75.00040.07D 2nd = 75.00040.C7D

2nd = 75.00040.C7D 3rd = 75.00040.A7D

3rd = 75.00040.A7D

Q2505

G

S

2N7002K-2-GP

84.2N702.J31

2ND = 84.2N702.031

3rd = 84.07002.I31

4th = 84.2N702.W31

3

12

C2503

DY

Do Not Stuff

2.DIS

D

3

RTC_DET# [20]

2

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

Size Document Number Rev

Size Document Number Rev A3

A3

Monday, December 26, 2016

Date: Sheet of

Flash/RTC

Taos KBL-U

Taipei Hsien 221, Taiwan, R.O.C.

25 105

1

X00

Vinaﬁx.com

5

Main Func = Thermal Sensor

3D3V_S0

R2601

R2601 Do Not Stuff

Do Not Stuff

1 2

SML1_SMBDATA[18,24,79]

SML1_SMBCLK[18,24,79]

20160622 change P/N 74.83771.ABG to 74.07718.0B9

T_CRIT#

RESET_OUT#[17,24,40]

THERM_SYS_SHDN#

D D

12

C2601

C2602

DY

84.T3904.H11

Q2603

C

T8

E

LMBT3904LT1G-GP

2.System Sensor, Put on palm rest

C C

3D3V_S0

R2603 14KR2F-GP

R2603 14KR2F-GP R2604 2KR2F-3-GP

R2604 2KR2F-3-GP

20161110 temperature change 89 degree to 83 degree

12

C2606

DY

1 2

T8

1 2

T8

C2606 Do Not Stuff

Do Not Stuff

B

Layout Note:

Both DXN and DXP routing 10 mil trace width and 10 mil spacing.

C2602

T8

SCD1U16V2KX-3GP

Do Not Stuff

NCT7718_DXP

12

T8

NCT7718_DXN

Layout Note:

C2812 close U2801

NCT7718_ALERT#

T_CRIT#

C2607

C2607 SC2200P50V2KX-2GP

SC2200P50V2KX-2GP

20161024 0ohm to short pad

4

84.2N702.A3F

2nd = 84.2N702.E3F

3rd = 75.00601.07C

4th = 84.DMN66.03F

THM26

1

VDD

2

D+

3

DT_CRIT#4GND

NCT7718W-GP

74.07718.0B9

T8

SCL SDA

ALERT#

3D3V_S0 3D3V_S0

2N7002KDW-GP

6 5

T8

Q2601

8 7

NCT7718_ALERT#

6 5

1 2 34

Q2602

G

T8

S

2N7002K-2-GP

84.2N702.J31

2ND = 84.2N702.031

3rd = 84.07002.I31

4th = 84.2N702.W31

D

1

23

T8

4

RN2602

RN2602 SRN2K2J-1-GP

SRN2K2J-1-GP

12

DY

C2608

12

DY

3

THM_SML1_DATA

THM_SML1_CLK

THM_SML1_CLK THM_SML1_DATA

12

DY

C2609

Do Not Stuff

R2612 Do Not Stuff

C2610

Do Not Stuff

Layout Note:

Signal Routing Guideline: Trace width = 15mil

PURE_HW _SHUTDOWN# [40,79]

DY

CMP_VOUT0

1 2

need to check with NTD team Barkley 1404 test result

Do Not Stuff

KBC T8

2

Fan controller1

R2605

Do Not Stuff

1 2

5V_S0

FAN1_DAC_1[24]

Layout Note:

Need 10 mil trace width.

KA

12

C2604

20160617DY C2603 & changed Name to EC2603

DY

Do Not Stuff

EC2602

12

DY

3D3V_S5_KBC

R2607

1 2

DY

R2602 Do Not Stuff

DY

FAN_VCC1

D2601

Do Not Stuff

FAN_TACH1[24]

Do Not Stuff

1 2

Do Not Stuff

FON#

FAN_VCC1

12

EC2603

DY

FAN_TACH1 FAN_VCC1

EC2601

12

DY

20160720 DY

DY

Do Not Stuff

FAN261

1

FON#

2

VIN

3

VOUT VSET4GND

AP2113MTR-G1-GP

74.02113.0E1

FAN_TACH1_C

1 2

AFTP2802AFTP2802 AFTP2801AFTP2801

8

GND

7

GND

6

GND

5

R2606

R2606 Do Not Stuff

Do Not Stuff

CMP_VOUT0 [24]

6 4

3 2

1 5

ACES-CON4-17-GP-U1

20.F1621.004

FAN_TACH1_C

1

FAN_VCC1

1

FAN1

12

5V_S0

C2605

12

C2611

SC4D7U6D3V3KX-GP

SCD1U16V2KX-3GP

1

AFTP2803AFTP2803

B B

A A

5

4

3

201601013 remove R2609 R2608 R2610 C2612 C2613 R2611

2

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

THERMAL NCT7718W/Fan

Size Document Number Rev

Size Document Number Rev A3

A3

Taos KBL-U

Monday, December 26, 2016

Date: Sheet of

Taipei Hsien 221, Taiwan, R.O.C.

26 105

1

X00

Vinaﬁx.com

Main Func = Audio

5

4

3

2

1

3D3V_S0

R2731

1 2

Do Not Stuff

D D

20161024 0ohm to short pad

moat

C C

0129 remove R2710 ALC3246 PIN40 use 1.8V only.

1D8V_S0

R2713

1 2

Do Not Stuff

20161024 0ohm to short pad

25mA

20161024 0ohm to short pad

1D8V_S0

R2726

1 2

Do Not Stuff

20161024 0ohm to short pad

1.5A

5V_S0 +5V_PVDD

R2702

1 2

Do Not Stuff

Do Not Stuff R2704

R2704

1 2

Do Not Stuff

+3V_1D8V_AVDD

12

AUD_AGND

C2715

+3V_AVDD

CPVDD

C2714

12

C2701

SC4D7U6D3V 3KX-GP

Close pin36

SCD1U16V2KX-3GP

20160617 DY 10uF*1+ 0.1uF* as like Vegas/OPP

C2708

C2707

C2709

12

SCD1U16V2KX-3GP

C2709

12

DY

Do Not Stuff

Layout Note:

Close pin46

Do Not Stuff

C2706

12

SC10U6D3V3MX-GP

Layout Note:

Close pin41

Speaker trace width >40mil @ 2W4ohm speaker power

12

C2721

SC4D7U6D3V3KX-GP

Close pin40

SCD1U16V2KX-3GP

+3V_AVDD

AUD_AGND AUD_AGND

Layout Note:

EC_MUTE#[24]

R2724

1 2

DY

Do Not Stuff

C2712 SC10U6D3V3MX-GPC2712 SC10U6D3V3MX-GP

1 2

+3V_1D8V_AVDD

AUD_SPK_L+[29]

AUD_SPK_L-[29] AUD_SPK_R-[29] AUD_SPK_R+[29]

R2708

1 2

Do Not Stuff

Azalia I/F EMI

HDA_CODE C_SDOUT HDA_CODE C_BITCLK

DMIC_DATA_R

EC2709

EC2708

12

Do Not Stuff

DY

B B

20160617 DY C2723 (Also Re-Name to EC2723)

EC2701

12

Do Not Stuff

DY

20161024 0ohm to short pad

DMIC_CLK[55]

Do Not Stuff

Close pin3

EC2723

DY

1 2

12

FC2701Do Not StuffDYFC2701Do Not Stuff

DY

DMIC_DATA[55]

HDA_CODE C_SDOUT[19]

20160617 Change R2720 & R2718 to 0 ohm

HDA_CODE C_BITCLK[19]

HDA_SDIN0[19]

HDA_CODE C_SYNC[19]

Audio Codec Chip ALC3246

LINE1_VREFO_R[29] LINE1_VREFO_L[29]

AUD_HP1_JAC K_L[29] AUD_HP1_JAC K_R[29]

C2704

1 2

SC1U10V2KX-1G P

12

LDO2_CAP

+5V_PVDD

AUD_SPK_L+ AUD_SPK_LAUD_SPK_RAUD_SPK_R+

+5V_PVDD

PD#

SC4D7U6D3V 3KX-GP

R2714Do Not Stuff R2714Do Not Stuff

1 2

R2716

1 2

100R2J-2-GP

20160822 change 0ohm to 100R by EMI

CPVDD

C2703

C2703 SC1U10V2KX-1G P

SC1U10V2KX-1G P

36

HDA27

CBP

C2716

+3V_AVDD

1 2 1 2 1 2

37 38 39 40 41 42 43 44 45 46 47 48 49

R2719

R2719 R2720

R2720 R2718

R2718

HDA_CODE C_SYNC

CPVDD

CBP AVSS2 LDO2-CAP AVDD2 PVDD1 SPK-OUT-L+ SPK-OUT-LSPK-OUT-RSPK-OUT-R+ PVDD2 PDB SPDIF-OUT/GPIO2/DMIC-DATA34/DMIC -CLK-IN GND

DVDD1GPIO0/DMIC-DATA122GPIO1/DMIC-CLK3DC_DET4SDATA-OUT5BCLK6LDO3-CAP7SDATA-IN8DVDD-IO9SYNC10I2C-DATA11I2C-CLK

ALC3246-CG-G P-U

C2717

12

SCD1U16V2KX-3GP

DMIC_DATA_R DMIC_CLK_R

HDA_SDOU T_CODEC_R

Do Not Stuff

HDA_BITCLK_C ODEC_R

Do Not Stuff

HDA_CODE C_SDIN0

Do Not Stuff

CPVEE

CBN

34

35

CBN

CPVEE

R2721

31

32

33

LINE1-VREFO-L

HPOUT-L_PORT-I-L

HPOUT-R_PORT-I-R

071.03246.0003

DVSS

12

Do Not Stuff

DY

30

LINE1-VREFO-R

SPDIFO/FRONT-JD_JD3/GPIO3

LDO3_CAP

C2718SC4D7U6D3V3KX-GP C2718SC4D7U6D3V3KX-GP

12

C2705

12

C2702

SC2D2U10V3KX-1GP

SC4D7U6D3V3KX-GP

AUD_VREF

LDO1_CAP

25

26

27

28

29

VREF

AVSS1

AVDD1

LDO1-CAP

LINE2-L_PORT-E-L

MIC2-VREFO

LINE2-R_PORT-E-R

LINE1-L_PORT-C-L

LINE1-R_PORT-C-R

VD33STB

MIC2-CAP

MIC2-R_PORT-F-R/SLEEVE

MIC2-L_PORT-F-L/RING2

PCBEEP

MIC2/LINE2-JD_JD2

HP/LINE1-JD_JD1

12

+3V_AVDD

C2719SCD1U16V2KX-3GP C2719SCD1U16V2KX-3GP

12

MIC2_VREFO [29]

AUD_AGND

R2711

R2711 100KR2J-1-GP

100KR2J-1-GP

+5V_AVDD AUD_AGND

24 23 22 21 20 19 18 17 16 15 14 13

V3D3_STB MIC_CAP

C2713 SC10U6D3V3MX-GPC2713 SC10U6D3V3MX-GP

AUD_PC_BEEP _3246 JDREF

R2707 D o Not Stuff

AUD_SENSE_A

SPKR[19]

C2710

SCD1U16V2KX-3GP

1 2

DY

1 2

R2709

200KR2F-L-GP

moat

BEEP[24]

12

C2711

LINE1_L [29] LINE1_R [29]

SLEEVE [29] RING2 [29]

moat

R2703

1 2

Do Not Stuff

12

20161024 0ohm to short pad

Layout Note:

Place close to Pin 26

AUD_AGND

SC4D7U6D3V3KX-GP

moat

R2712

1 2

Do Not Stuff

R2723

1 2

Do Not Stuff

AUD_SENSE

Layout Note:

Place close to Pin 13

RN2701

2 3 1

SRN1KJ-7-G P

5V_S0+5V_AVD D

RTC_AUX_S5

AUD_AGND

Layout Note:

AUD_PC_BEEP _R

AUD_AGND

AUD_SENSE [29]

4

moat

EC2707 Do Not Stuff

1 2

DY

EC2706 Do Not Stuff

1 2

DY

EC2705 Do Not Stuff

1 2

DY

EC2704 Do Not Stuff

1 2

DY

EC2703 Do Not Stuff

1 2

DY

AUD_AGND

R2706 Do Not StuffR270 6 Do Not Stuff

1 2

R2727 Do Not StuffR272 7 Do Not Stuff

1 2

R2730 Do Not StuffR273 0 Do Not Stuff

1 2

Layout Note:

AUD_AGND

Tied at point only under Codec or near the Codec

20161012 change power rail from 3D3V_S5 to 3D3V_AUX_S5 . Unexpected Noise in S4 DC Mode

Width>40mil, to improve Headpohone Crosstalk noise Change it to sharp will be better. Add 2 vias (>0.5A) when trace layer change.

moat

+3V_AVDD

R2722

HDA_SPKR_R

KBC_BEEP_R

75.00054.E7D

75.00054.E7D 2nd = 83.R2003.W81

2nd = 83.R2003.W81 3rd = 75.00054.A7D

3rd = 75.00054.A7D

D2701

2

1

BAT54C-7-F- 3-GP

AUD_SENSE_A

+3.3VD@3234 follow Pin1 Power setting@3246

AUD_PC_BEEP _C

3

12

C2720

1 2

R2717

R2717 2K2R2J-2-GP

2K2R2J-2-GP

R2722

100KR2J-1-GP

AUD_PC_BEEP _R

SCD1U16V2KX- 3GP

12

1D8V_S01D8V_S5

Q2701

DMP2130L-7-GP

150mA

12

C2724

R2715

3D3V_S0

SIO_SLP_S3#[17,24,40,51]

A A

5

4

DY

Do Not Stuff

R2728

1 2

Do Not Stuff

Q4009_G

Q2702

G

S

2N7002K-2-GP

R2729

1 2

R2715 10KR2J-3-GP

10KR2J-3-GP

SCD1U16V2KX-3GP

1D8V_EN#

D

3

R2733

1 2

4K7R2J-2-GP

12

1D8V_EN_R#

S

C2722

SCD22U10V2KX- 1GP

84.02130.031

84.02130.031 2nd = 84.00102.031

2nd = 84.00102.031 3rd = 84.03413.B31

3rd = 84.03413.B31

DMP2130L-7-GP

D

G

12

C2725

Do Not Stuff

DY

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

Title

Size D ocument Numb er Rev

A2

Date: Sheet of

2

Date: Sheet of

Taipei Hsie n 221, Taiwan, R.O. C.

Audio Codec ALC3234

Taos KBL-U

1

27 105Monday, Decem ber 26, 2016

X00

Vinaﬁx.com

5

D D

C C

4

3

2

1

(Blanking)

B B

2.DIS

Wistron Corporation

A A

Title

Size Document Number Rev

A4

Date: Sheet of

5

4

3

Date: Sheet of

2

Taos KBL-U

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

(Reserved)

28 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

Main Func = Audio

4

3

2

1

Layout Note:

Speaker trace width >40mil @ 2W4ohm speaker power

D D

C C

MIC2_VREFO[27]

SLEEVE[27]

AUD_HP1_JACK_L[27]

LINE1_L[27]

LINE1_VREFO_L[27]

AUD_HP1_JACK_R[27]

LINE1_R[27]

LINE1_VREFO_R[27]

RING2[27]

C2907

C2908

1 2

AUD_SPK_L+[27] AUD_SPK_L-[27]

AUD_SPK_R+[27] AUD_SPK_R-[27]

20160615 remove RF CAP by Mars

RN2901

2 3 1

SRN2K2J-1-GP

20160818 R2908 & R2910 modify to 16.5 ohm

LINE1-L_C

SC10U6D3V3MX-GP

LINE1-L_R

SC10U6D3V3MX-GP

R2908 16D5R2F-GPR2908 16D5R2F-GP R2922 1KR2J-1-GPR2922 1KR2J-1-GP R2912 4K7R2J-2-GPR2912 4K7R2J-2-GP

R2910 16D5R2F-GPR2910 16D5R2F-GP R2921 1KR2J-1-GPR2921 1KR2J-1-GP R2913 4K7R2J-2-GPR2913 4K7R2J-2-GP

EC2901Do Not StuffDYEC2901Do Not Stuff

DY

1 2

4

1 2 1 2 1 2

DY

EC2903Do Not StuffDYEC2903Do Not Stuff

EC2902Do Not StuffDYEC2902Do Not Stuff

DY

1 2

EC2904Do Not StuffDYEC2904Do Not Stuff

DY

1 2

AUD_HP1_JACK_L1

AUD_HP1_JACK_R1 AUD_PORTA_R_HPMIC1

EC2908

SC100P50V2JN-3GP

EC2908

SC100P50V2JN-3GP

R2920

Do Not StuffDYR2920

Do Not Stuff

12

DY

Width>40mil, to improve Headpohone Crosstalk noise Change it to sharp will be better. Add 2 vias (>0.5A) when trace layer change.

B B

Layout Note:

20160726 change to EMI element

EL2904PBY160808T-121Y-GP EL2904PBY160808T-121Y-GP

12

EL2903PBY160808T-121Y-GP EL2903PBY160808T-121Y-GP

12

EL2902PBY160808T-121Y-GP EL2902PBY160808T-121Y-GP

12

EL2901PBY160808T-121Y-GP EL2901PBY160808T-121Y-GP

12

20160822 reserve by EMI

EC2907

SC100P50V2JN-3GP

EC2907

SC100P50V2JN-3GP

R2919

Do Not StuffDYR2919

Do Not Stuff

12

EC2909 Do Not StuffDYEC2909 Do Not Stuff

12

DY

SC100P50V2JN-3GP

EC2906

SC100P50V2JN-3GP

EC2906

SC100P50V2JN-3GP

12

DY

AUD_AGND AUD_AGND

AUD_SPK_L+_C AUD_SPK_L-_C

AUD_SPK_L-_C AUD_SPK_R+_C AUD_SPK_R-_C

ACES-CON4-29-GP

EC2912 Do Not StuffDYEC2912 Do Not Stuff

EC2910 Do Not StuffDYEC2910 Do Not Stuff

EC2911 Do Not StuffDYEC2911 Do Not Stuff

12

DY

EC2905

12

Speaker

SPK1

5

1 2

3 4

6

20.F1639.004

R2906Do Not Stuff R2906Do Not Stuff

1 2

R2911Do Not Stuff R2911Do Not Stuff

1 2

R2907Do Not Stuff R2907Do Not Stuff

1 2

R2909Do Not Stuff R2909Do Not Stuff

1 2

JACK_PLUG

CONN Pin Pin1 Pin2 Pin3 Pin4

AUD_SPK_L-_C AUD_SPK_L+_C AUD_SPK_R-_C

AUD_SPK_R+_C

10 mils 10 mils

AFTP2901AFTP2901

1

AFTP2902AFTP2902

1

AFTP2903AFTP2903

1

AFTP2904AFTP2904

1

SLEEVE_HPMIC1 RING2_HPMIC1 AUD_PORTA_L_HPMIC1

JACK_PLUG JACK_PLUG_DET

AUD_AGND

R2923

1 2

Do Not Stuff

Net name SPK_R+ SPK_RSPK_L+ SPK_L-

3 4 1

5 6 2

MS

AUDIO-JK577-GP

022.10002.01B1

HPMIC1

AUD_SENSE [27]

AUD_PORTA_R_HPMIC1

SLEEVE_HPMIC1 JACK_PLUG_DET

JACK_PLUG_DET

10 mils

AUD_AGND

A A

5

20161024 0ohm to short pad

12

R2901

R2901 Do Not Stuff

Do Not Stuff

4

moat

2

1

ED2901

AZ5125-02S-R7G-GP

3

2

1

ED2902

AZ5125-02S-R7G-GP

3

2

ED2903

AZ5125-02S-R7G-GP

3

JACK_PLUG

RING2_HPMIC1

AUD_PORTA_L_HPMIC1

1

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

Size Document Number Rev

Size Document Number Rev A3

A3

A3 Date: Sheet of

Date: Sheet of

2

Date: Sheet of

Audio IO

Taos KBL-U

Monday, December 26, 2016

Taipei Hsien 221, Taiwan, R.O.C.

29 105

1

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = Audio

D D

C C

(Blanking)

B B

2.DIS

Wistron Corporation

A A

Title

(Reserved)

Size Document Number Rev

Size Document Number Rev A4

A4

A4 Date: Sheet of

Date: Sheet of

5

4

3

Date: Sheet of

2

(Reserved)

Taos KBL-U

Monday, December 26, 2016

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

X00

30 105

1

X00

Vinaﬁx.com

5

Main Func = LAN

Layout: * Place C3021 to C3024 close to each VDD10 pin--3, 8, 22, 30

L3101

D D

C C

B B

LAN_REGOUT

Layout: * Place C3007 and C3008 close to each VDD33 pin-- 11, 32

3D3V_LAN_S5 VDDREG

12

20160617 DY

3D3V_S5

L3101

1 2

IND-4D7UH-300-GP-U

68.4R71G.10G

2ND = 68.4R71E.10R

40 mils

12

C3115

C3101

SCD1U16V2KX-3GP

Pull high at SIO side

SCD1U16V2KX-3GP

20161024 0ohm to short pad

R3106

PCIE_LAN_WAKE#

12

DY

Do Not Stuff

R3103

1 2

Do Not Stuff

12

C3103

C3113

12

SC4D7U6D3V3KX-GP

20160621 modify

SCD1U16V2KX-3GP

C3008: close to Pin32 C3007: close to Pin11

C3116

12

SC4D7U6D3V3KX-GP

4

C3117: colse to Pin8 C3111 close to Pin3 C3106: close to Pin30 C3102: close to Pin22

C3117

C3111

12

C3107

C3111

12

SCD1U16V2KX-3GP

12

C3106

VDD10

SCD1U16V2KX-3GP

C3102

12

SCD1U16V2KX-3GP

3D3V_S0

12

R3107

R3107 1KR2J-1-GP

1KR2J-1-GP

LAN_DISABLE#

12

R3105

R3105 15KR2J-1-GP

15KR2J-1-GP

3

VDD10

3D3V_LAN_S5

VDD10

LAN_DISABLE#

41

VDDREG

SC15P50V2JN-2-GP

2 3

SC15P50V2JN-2-GP

C3110

1 2

82.30020.G71

2nd = 82.30020.D41

C3112

C3114SC1U10V2KX-1GP C3114SC1U10V2KX-1GP

12

C3105SCD1U16V2KX-3GP C3105SCD1U16V2KX-3GP

12

LAN_MDI0P[32] LAN_MDI0N[32]

LAN_MDI1P[32] LAN_MDI1N[32]

LAN_MDI2P[32] LAN_MDI2N[32]

LAN_MDI3P[32] LAN_MDI3N[32]

PCIE_LAN_WAKE#[17]

LANXOUT

LANXIN

3D3V_LAN rise time must be controlled between 0.5 mS and 100 mS.

20160615 modify by Frank review

LOM31

3

AVDD10

8

AVDD10

30

AVDD10

32

AVDD33

11

AVDD33

23

VDDREG

22

DVDD10

1

MDIP0

2

MDIN0

4

MDIP1

5

MDIN1

6

MDIP2

7

MDIN2

9

MDIP3

10

MDIN3

21

LANWAKE#

20

ISOLATE#

RTL8111HSD-CGT-1-GP

071.8111H.M001

X3101

X3101 XTAL-25MHZ-181-GP

XTAL-25MHZ-181-GP

1 2

HSIP

HSIN

HSOP HSON

PERST#

CLKREQ#

REFCLK_P REFCLK_N

CKXTAL1 CKXTAL2

LED0

LED1/GPO

LED2

REGOUT

RSET

GND

2

13 14

17 18

19 12

15 16

28 29

27 26 25

24 31

33

PCIE_RX_CON_P5 PCIE_RX_CON_N5

PLT_RST#_LAN

CLK_LAN_REQ4#_R

LANXIN LANXOUT

LED0

1

LED1 LED2

1

Do Not Stuff

LAN_REGOUT LAN_RSET

C3118

C3108 SCD1U16V2KX-3GPC3108 SCD1U16V2KX-3GP

1 2

C3104 SCD1U16V2KX-3GPC3104 SCD1U16V2KX-3GP

1 2

TP3103

TP3103 Do Not Stuff

Do Not Stuff TP3101

TP3101

3D3V_LAN_S5

DY

Do Not Stuff

12

R3108

R3108 2K49R2F-GP

2K49R2F-GP

C3109

12

DY

Do Not Stuff

Layout: C3004: close to Pin11 C3005: close to Pin32

1 2

R3104

Do Not Stuff

1

PCIE_TX_CON_P5 [16] PCIE_TX_CON_N5 [16]

PCIE_RX_CPU_P5 [16] PCIE_RX_CPU_N5 [16]

PEG_CLK2_CPU [18] PEG_CLK2_CPU# [18]

LOM_CABLE_DETECT# [20]

RTL8111HSD-CGT

071.8111H.M001

SWR mode

10/100/1000M

3D3V_S5

85mA

C3121

SCD1U16V2KX-3GP

12

R3109

R3109 10KR2J-3-GP

10KR2J-3-GP

1 2

LAN_ENABLE_R_C

D

R3110

20KR2J-L2-GP

12

C3122

C3122 SC1U10V2KX-1GP

SC1U10V2KX-1GP

PM_LAN_ENABLE_C

4

12

Q3101

A A

PM_LAN_ENABLE[24]

R3111

100KR2J-1-GP

5

G

12

S

2N7002K-2-GP

Q3104

DMP2130L-7-GP

S

G

84.02130.031

2nd = 84.00102.031

3rd = 84.03413.B31

3D3V_LAN_S5

R3112

D

12

C3120

Do Not Stuff

DY

3

PLT_RST#[17,24,55,61,62,68,76,91]

1 2

Do Not Stuff

PLT_RST#_LAN

2

CLKREQ_PCIE#2[18]

2.DIS

Title

LAN RTL8111HSD

Size Document Number Rev

A3

Date: Sheet of

Taos KBL-U

R3113

1 2

Do Not Stuff

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

31 105Monday, December 26, 2016

1

CLK_LAN_REQ4#_R

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = LAN

20161028 change 75.01045.073 to 075.01043.0073 by EMI

ED3201

8

D D

C C

LOM_TCT

12

C3119

C3119 SCD01U50V2KX-1GP

SCD01U50V2KX-1GP

LAN TransFormer (10/100/1000M)

LAN_MDI3N[31]

LAN_MDI3P[31]

LAN_MDI2N[31]

LAN_MDI2P[31]

LAN_MDI1N[31]

LAN_MDI1P[31]

LAN_MDI0N[31]

LAN_MDI0P[31]

Layout note: 30 mil spacing between MDI differential pairs.

1 2

DY

EC3108 Do Not Stuff

1 2

DY

EC3107 Do Not Stuff

1 2

DY

EC3106 Do Not Stuff

1 2

DY

EC3105 Do Not Stuff

1 2

DY

EC3104 Do Not Stuff

1 2

DY

EC3103 Do Not Stuff

1 2

DY

EC3102 Do Not Stuff

1 2

EC3101 Do Not Stuff

DY

20160706 change P/N 068.IH219.3001 to 68.IH601.301 because EMI fail

XF3103

1CT:1CT

2 1 3

1CT:1CT

5 4 6

1CT:1CT

8 7 9

1CT:1CT

11 10 12 13

XFORM-24P-19-GP

68.IH601.301

23

MCT0

24 22

20

MCT1

21 19

17

MCT2

18 16

14

MCT3

15

Layout note: 30 mil spacing between MDI differential pairs.

MDO3-

MDO3+

MDO2-

MDO2+

MDO1-

MDO1+

MDO0-

MDO0+

MCT0 MCT1 MCT2 MCT3

123

45

RN3201

RN3201 SRN75J-1-GP

SRN75J-1-GP

678

MCT

12

C3201

C3201 SC56P3KV8JN-1-GP

SC56P3KV8JN-1-GP

078.5603N.014D

20161026 CAP change 078.5603N.0141 to 078.5603N.014D

LAN_MDI0P LAN_MDI0N LAN_MDI1P LAN_MDI1N

LAN_MDI2P LAN_MDI2N LAN_MDI3P LAN_MDI3N

MDO0+ MDO0-

MDO1+ MDO2+ MDO2MDO1MDO3+ MDO3-

Follow Reference Schematic 0.01uF~0.4uF

B B

3 1

2 4

DY

5

Do Not Stuff

ED3202

8 3 1

2 4

DY

5

Do Not Stuff

9

CHASSIS#9

1

MDO0+

2

MDO0-

3

MDO1+

4

MDO2+

5

MDO2-

6

MDO1-

7

MDO3+

8

MDO3-

10

CHASSIS#10

RJ45

RJ45-8P-186-GP

022.10001.0D41

RJ45 Main : 022.10001.0D41 2nd : 022.10001.0C41

RJ45

10 9 7 6

LAN_MDI0P LAN_MDI0N LAN_MDI1P LAN_MDI1N

LAN_MDI2P LAN_MDI2N LAN_MDI3P LAN_MDI3N

A A

5

4

3

2

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

Size Document Number Rev

A3

Date: Sheet of

Taos KBL-U

Taipei Hsien 221, Taiwan, R.O.C.

XFOM&RJ45

32 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

4

Main Func = Card Reader

3

2

1

D D

20160526 stuff EL3301 DY R3301 R3302

14291-SD A00

EL3301

USB_CPU_PP5[16] USB_CPU_PN5[16]

C C

1 2

34

FILTER-4P-137-GP-U

68.01012.20B

USB_PP5_C [37,66] USB_PN5_C [37,66]

Layout Note: Close to CON1

B B

2.DIS

Wistron Corporation

A A

Title

Card Reader-RTS5170

Size Document Number Rev

A4

Date: Sheet of

5

4

3

Date: Sheet of

2

Card Reader-RTS5170

Taos KBL-U

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

33 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

Main Func = USB2.0 Port3

4

3

2

1

5V_S5

D D

Imax

22.1k ohm

C C

12

USB_CHG_EN[96]

PERICOM

SILEGO

TI

USBCHARGER_CB0[24]

R3405

R3405 10KR2J-3-GP

10KR2J-3-GP

ILIM_SEL

2.275 A

C3406

12

DY

Do Not Stuff

ILIM_SEL ILIM_HI

12

R3404

R3404 22K1R2F-L-GP

22K1R2F-L-GP

C3402

SCD1U16V2KX-3GP

5V_S5

12

U3401

5

EN

4

ILIM_SEL

15

ILIM_LO

16

ILIM_HI

TPS2544RTER-GP

1

9

IN

NC#9

CTL16CTL27CTL38GND

12

13

OUT

FAULT#

DP_OUT

DM_OUT

DP_IN

DM_IN

GND

74.02544.073

14

17

USB_OC0# [16]

C3403

3 2

10 11

SCD1U16V2KX-3GP

USB3.0 Port1

USB30_VCCC

C3401

12

SC1U10V2KX-1GP

C3404

C3405

SC22U6D3V3MX-1-GP

12

USB_CPU_PP0 [16] USB_CPU_PN0 [16]

USB_PP0_R [36] USB_PN0_R [36]

20160808 reserve R

R3401

12

Do Not Stuff

SC22U6D3V3MX-1-GP

DY

B B

A A

5

4

3

2

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size Document Number Rev

A3

Date: Sheet of

(Reserved)

Taos KBL-U

Taipei Hsien 221, Taiwan, R.O.C.

34 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = USB3.0 Port1

USB3.0 Port1

D D

Main Func = USB3.0 Port2

1 2 3

USB30_VCCB

C C

SC1U10V2KX-1GP

C3511

5V_S5

12

U3502

5

USB_PW R_EN#[24,35] USB_OC1# [16]

4

074.06288.009B

IN EN#

Active Low

SY6288DAAC-GP

OUT

GND

OC#

USB3.0 Port2

USB30_VCCB

12

C3509

SCD1U16V2KX-3GP

2A

C3514

12

SC22U6D3V5MX-2GP

12

C3516

SC1U10V2KX-1GP

Layout Note: Close USB2

12

TC3502

C3519

SC22U6D3V5MX-2GP

DY

TC3502 Do Not Stuff

Do Not Stuff

R3501

12

Do Not Stuff

DY

20160808 reserve R

Main Func = USB2.0 Port3

B B

5V_S5

12

C3504

SCD1U16V2KX-3GP

Support 2A

U3503

5 4

074.06288.009B

IN EN#

Active Low

SY6288DAAC-GP

OUT GND

OC#

USB20_VCCA

1 2 3

USB_OC2# [16]USB_PW R_EN#[24,35]

USB2.0 Port3 (IO Board)

USB20_VCCA

C3518

C3517 SCD1U16V2KX-3GPC3517 SCD1U16V2KX-3GP

12

C3515

DY

SC1U10V2KX-1GP

Do Not Stuff

2A

Layout Note: Close CON1

R3502

12

Do Not Stuff

DY

20160808 reserve R

A A

5

4

3

2

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

Size Document Number Rev

Date: Sheet of

Taos KBL-U

Taipei Hsien 221, Taiwan, R.O.C.

USB switch

35 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

Main Func = USB3.0 Port1

D D

USB_PP0_R[34]

USB_PN0_R[34]

C3602

USB30_TX_CPU_P1[16]

1 2

SCD1U16V2KX-3GP

EL3601

1 2

34

FILTER-4P-137-GP-U

68.01012.20B

20161212 R3605 change 0 ohm to short pad 20161212 R3607 change 0 ohm to short pad

USB3_PTX_CRX_P1_R

4

USB_PP0_C USB_PN0_C

R3605

1 2

Do Not Stuff

20160520 ESD change75.01045.073 to 075.01043.0073

USB3_PRX_CTX_N1_C USB3_PRX_CTX_N1_C USB3_PRX_CTX_P1_C USB3_PRX_CTX_P1_C USB3_PTX_CRX_N1_C USB3_PTX_CRX_N1_C USB3_PTX_CRX_P1_C USB3_PTX_CRX_P1_C

20160621 change back original design

USB_PN0_C USB_PP0_C

USB3_PTX_CRX_P1_C

Stuff for ESD R2 spec

ED3601

8 3 1

2 4 5

ED3602

1

I/O1

2

GND I/O23I/O3

AZC099-04S-2-GP

075.09904.0A7C

10 9 7 6

AZ1043-04F-R7G-GP

075.01043.0073

I/O4

VDD

USB30_RX_CPU_P1[16]

3

6 5 4

USB30_VCCC

12

DY

USB3_PRX_CTX_N1_C USB3_PRX_CTX_P1_C

USB3_PTX_CRX_N1_C USB3_PTX_CRX_P1_C

EC3619

EC3619 Do Not Stuff

Do Not Stuff

USB30_VCCC

R3607

1 2

Do Not Stuff

2

USB3.0 Port1

USB1

1

VBUS

5

STDA_SSRX-

6

STDA_SSRX+

8

STDA_SSTX-

9

STDA_SSTX+

12

CHASSIS#12

13

CHASSIS#13

SKT-USB13-18-GP-U

22.10339.331

2nd = 22.10339.S21

3rd = 22.10339.S31

4th = 22.10341.D61

USB3_PRX_CTX_P1_C

GND_DRAIN

GND GND GND

1

USB_PN0_C

2

D-

USB_PP0_C

3

D+

7

10 11 4

AFTP6217AFTP6217

1

C C

C3601

USB30_TX_CPU_N1[16]

1 2

SCD1U16V2KX-3GP

Main Func = USB3.0 Port2

USB_CPU_PN1[16]

USB_CPU_PP1[16]

B B

C3605

USB30_TX_CPU_P3[16]

1 2

SCD1U16V2KX-3GP

20161212 A00 remvoe EL3606 20161212 A00 remvoe EL3605

20161212 R3606 change 0 ohm to short pad

USB3_PTX_CRX_N1_R

EL3602

1 2

34

FILTER-4P-137-GP-U

68.01012.20B

20161212 R3609 change 0 ohm to short pad

USB_PN1_C USB_PP1_C

R3609

1 2

Do Not Stuff

R3606

1 2

Do Not Stuff

USB3_PTX_CRX_N1_C

20160520 ESD change75.01045.073 to 075.01043.0073

20160621 change back original design

USB_PN1_C

USB3_PTX_CRX_P3_CUSB3_PTX_CRX_P3_R

USB30_RX_CPU_N1[16]

Stuff for ESD R2 spec

ED3603

8 3 1

2 4 5

AZ1043-04F-R7G-GP

075.01043.0073

Stuff for ESD R2 spec

ED3604

1

I/O1

2

GND I/O23I/O3

AZC099-04S-2-GP

075.09904.0A7C

USB30_RX_CPU_P3[16]

USB3_PRX_CTX_N3_CUSB3_PRX_CTX_N3_C

10

USB3_PRX_CTX_P3_CUSB3_PRX_CTX_P3_C

9

USB3_PTX_CRX_N3_CUSB3_PTX_CRX_N3_C

7

USB3_PTX_CRX_P3_CUSB3_PTX_CRX_P3_C

6

I/O4

5

VDD

4

20161212 R3611 change 0 ohm to short pad

20161212 R3608 change 0 ohm to short pad

R3608

1 2

Do Not Stuff

USB30_VCCB

USB_PP1_C

USB30_VCCB

12

DY

R3611

1 2

Do Not Stuff

EC3618

EC3618 Do Not Stuff

Do Not Stuff

USB3_PRX_CTX_N1_C

USB3_PRX_CTX_N3_C

USB3_PRX_CTX_P3_C USB3_PTX_CRX_N3_C

USB3_PTX_CRX_P3_C

USB3_PRX_CTX_P3_C

USB3.0 Port2

USB2

1

VBUS

5

STDA_SSRX-

6

STDA_SSRX+

8

STDA_SSTX-

9

STDA_SSTX+

12

CHASSIS#12

13

CHASSIS#13

SKT-USB13-18-GP-U

22.10339.331

2nd = 22.10339.S21

3rd = 22.10339.S31

4th = 22.10341.D61

20160629 remove AFTP3401 AFTP3402 AFTP3403

USB_PN1_C

2

D-

USB_PP1_C

3

D+

GND_DRAIN

7

10

GND

11

GND

4

GND

1

20160629 remove AFTP3404

20160627 remove AFTP3405 AFTP3406

AFTP6244AFTP6244

A A

C3604

5

1 2

SCD1U16V2KX-3GP

USB30_TX_CPU_N3[16]

20161212 A00 remvoe EL3607 20161212 A00 remvoe EL3608

20161212 R3610 change 0 ohm to short pad

USB3_PTX_CRX_N3_R

R3610

1 2

Do Not Stuff

4

USB3_PTX_CRX_N3_C

USB30_RX_CPU_N3[16]

20161212 R3612 change 0 ohm to short pad

3

R3612

1 2

Do Not Stuff

USB3_PRX_CTX_N3_C

2

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

USB30

Size Document Number Rev

A3

Date: Sheet of

USB30

Taos KBL-U

Taipei Hsien 221, Taiwan, R.O.C.

36 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = USB2.0 Port3

D D

USB3 (USB2.0) CMC

EL3701

USB_CPU_PP2[16]

USB_CPU_PN2[16]

C C

1 2

34

FILTER-4P-137-GP-U

68.01012.20B

USB_PP2_C USB_PN2_C

Layout Note:

Layout Note: Close to CON1

Close to CON1

USB_PP2_C [66] USB_PN2_C [66]

20160615 DY ED3701 by EMI

USB ESD Diode

Stuff for ESD R2 spec

ED3701

USB_PP2_C USB_PN2_C

B B

1

I/O1

2

GND

DY

I/O23I/O3

Do Not Stuff

I/O4

VDD

6 5 4

Layout Note: Close to CON1

A A

5

4

USB20_VCCA

USB_PN5_C [33,66]USB_PP5_C[33,66]

20160617 modify C3701 to EC3701 and DY

12

EC3701

Do Not Stuff

DY

ESD A00

3

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

USB20

Size Document Number Rev

A4

Date: Sheet of

2

USB20

Taos KBL-U

37 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = USB3.0 Port1

D D

C C

(Blanking)

B B

2.DIS

Wistron Corporation

A A

Title

(Reserved)

Size Document Number Rev

A4

Date: Sheet of

5

4

3

Date: Sheet of

2

(Reserved)

Taos KBL-U

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

38 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = USB3.0 Port1

D D

C C

(Blanking)

B B

2.DIS

Wistron Corporation

A A

Title

(Reserved)

Size Document Number Rev

A4

Date: Sheet of

5

4

3

Date: Sheet of

2

(Reserved)

Taos KBL-U

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

39 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = Power Plane & Sequence

12

R4031

100KR2J-1-GP

VCCSTG_EN

U74LVC1G08G-A L5-R-GP-U

R4018 Do Not Stuff

+VCCIO(ICCMAX = 2.73A)

VOUT#8 VOUT#7 VOUT#6

VIN

3D3V_S0

12

R4005

R4005 1KR2J-1-GP

1KR2J-1-GP

R4002

1 2

Do Not Stuff

3D3V_S5_KBC3D3V_S5

[#543016] Optional, Added for addition system robustness

12

R4032

R4032 Do Not Stuff

Do Not Stuff

DY

RSMRST_PW RGD#

U4003

1

A

2

B GND3Y

73.01G08.EHG

1 2

8 7 6 5

9

DY

3D3V_S5

5

VCC

4

20161024 0ohm to short pad

1D0V_S5

12

C4007

C4016

SC10U6D3V3MX-GP

Do Not Stuff

DY

20160617 C4007 use 0.1uF as like Keystone

VCCSTG_EN

12

R4048

1 2

Do Not Stuff

ALL_SYS_PWRG D [17,24]

VR_EN [46]

R9936

R9936 100KR2J-1-GP

100KR2J-1-GP

+VCCSTG+VCCIO

+VCCSTG(ICCMAX.=0.16A) Trise=10US < TR < 65US

VCCSTG should only ramp up equal to or after VCCST.

Power Good

3D3V_AUX_S5

PS_S3CNTRL

1 2

DY

R4004

Do Not Stuff

D D

C C

2nd = 84.2N702.E3F

3rd = 75.00601.07C

4th = 84.DMN66.03F

SIO_SLP_S3#[17,24,27,40,51]

RESET_OUT #[17,24,26]

Do Not Stuff

Q4001

D G

S

5

6

123 4

G

S

DY

D

R4010

1 2

Do Not Stuff

ROSA Run Power

5V_S5

3V5V_S0_ON

3D3V_S5

U4001

4

VBIAS

1

IN1#1

2

IN1#2

3

EN1

6

IN2#6

7

IN2#7

5

EN2

G5016KD1U-GP

074.05016.0093

SC4D7U6D3V 3KX-GP

C4009

OUT1#13 OUT1#14

OUT2#8 OUT2#9

12

20160720 C4005 change 78.10623.51L to 78.10622.51L

13 14

3V5V_CT1

12

CT1

8 9

3V5V_CT2

10

CT2

11

GND

15

GND

12

R4006

20KR2J-L2-GP

C4002

SC470P50V2KX-3GP

C4002

SC470P50V2KX-3GP

12

D4001

RB751V-40H-G P

83.R2004.G8F

R4009

1 2

10KR2J-3-GP

0509 change to 10K

5V_S0

C4005

SC10U25V5KX-GP

C4005

SC10U25V5KX-GP

12

3D3V_S0

SC10U6D3V3MX-GP

ALWON [24]

3D3V_S0

C4001

SC470P50V2KX-3GP

C4001

SC470P50V2KX-3GP

12

C4004

20160720 change 78.10623.51L to 78.10610.5BL

KA

5V_S0 Comsumption Peak current 5A

3D3V_S0 Comsumption Peak current 2.5A

PURE_HW _SHUTDO WN# [26,79]3V_5V_EN[45]

EC_SLP_S0IX#[17,24,91] SIO_SLP_S3#[17,24,27,40,51]

VCCSTG_EN

1D2V_VTT_PW RGD[51]

RSMRST_PW RGD#

NON DS3: PH 3V_5V_POK to 3D3V_AUX_S5 at page17

1D0V_S5_PW RGD[53] 1D8V_S5_PW ROK[54] 3V_5V_POK[17,45,53,54]

R4019

R4019 R4020

R4020

5V_S5

SC1U10V2KX-1GP

R4014

1 2

Do Not Stuff

20161024 0ohm to short pad

1 2

Do Not Stuff

1 2

Do Not Stuff

12

C4033

VCCSTG_EN _R

R4011

1 2

Do Not Stuff

D4002

1

3

Do Not Stuff

DY

2

Do Not Stuff

R4029

1 2

Do Not Stuff

R4030

1 2

Do Not Stuff

R4033

1 2

DY

Do Not Stuff

3D3V_S0

DY

20160826 DY R4018 stuff U4003 by charles

12

R9937

R9937 Do Not Stuff

Do Not Stuff

PM_SLP_S0_STG# PM_SLP_S3_STG#

VCCIO and VCCSTG

1D0V_S5

U4002

1

VIN

2

VIN

3

VBIAS EN4GND

APE8939GN3-GP

074.08939.0093

20160720 change 78.10623.51L to 78.10610.5BL

EOPIO and EDRAM

B B

MANAGEMENT RAIL POWER GENERATION

3D3V_S5

Do Not Stuff

C4014

3D3V_S5

12

DY

U4005

1

NC#1

VCC

SIO_SLP_S4#[17,24,54]

A A

2

A

DY

GND3Y

Do Not Stuff

R4023

1 2

Do Not Stuff

20161024 0ohm to short pad

5

12

R4026

R4026 Do Not Stuff

Do Not Stuff

DY

5

EC4001

12

DY

Do Not Stuff

VCCSTU_EN

4

VCCST, VCCSTG, and VCCPLL can remain powered during S4 and S5 power states for board VR optimization.

5V_S5

SC1U10V2KX-1GP

12

C4034

R4024

1 2

Do Not Stuff

20161024 0ohm to short pad

4

VCCSTU_EN _RVCCSTU_EN

VCCST

1D0V_S5

U4006

1

VIN

VOUT#8

2

VIN

VOUT#7

3

VBIAS

VOUT#6

4

EN

GND

VIN

APE8939GN3-GP

074.08939.0093

20160720 change 78.10623.51L to 78.10610.5BL

8 7 6 5

9

+V1.00U_CPU_LS

R4025

1 2

20161024 0ohm to short pad

Do Not Stuff

1D0V_S5

C4013

12

SC10U6D3V3MX- GP

+V1.00U_CPU

3

+V1.00U_CPU

20160720 change 78.10623.51L to 78.10610.5BL

12

R4045

1 2

DY

Do Not Stuff

R4036

1 2

Do Not Stuff

20161024 0ohm to short pad

C4012

SC10U6D3V3MX- GP

+VCCST_CP U+VCCSTG

0.04 A

2

20160630 remove , ALL 1D8V_S5 to +V1.8A

2.DIS

Title

V1.8S

Title

Size Document Num ber Rev

Size Document Num ber Rev A2

A2

A2 Date: Sheet of

Date: Sheet of

Power Plane Enable

Taos KBL-U

Monday, Decemb er 26, 2016

1

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

40 105

X00

Vinaﬁx.com

5

4

Main Func = Power Plane & Sequence

3

2

1

D D

3D3V_S5

Obs reason:

R4101

1 2

NON DS3

Do Not Stuff

3D3V_S5_PCH

For new project, pls help to use cost down version SY6288C10CAC for instead.

C4102

12

SC1U10V2KX-1GP

U4101

DS3

C C

PCH_ALW_ON[24]

20161013 reserve for DS3 mode

SIO_SLP_SUS#[17,24,53,54]

DS3

R4102

1 2

Do Not Stuff

20161024 0ohm to short pad

DY

1 2

R4104

R4104 Do Not Stuff

Do Not Stuff

DS3_PWRCTL

12

DY

U4101

1

GND

2

IN#2

3

IN#3

4

EN

C4103

SY6288C10CAC-GP

074.06288.0079

DS3

OUT#8 OUT#7 OUT#6

OC#

8 7 6 5

(OBS)

RdsON: 100m ohm

Do Not Stuff

U4101_OUT

1 2

20161024 0ohm to short pad

3D3V_S5_PCH

R4103

Do Not Stuff

12

DS3

C4101

SC1U10V2KX-1GP

DS3

B B

2.DIS

Wistron Corporation

A A

Title

Connected_Standby(1/2)+DS3

Size Document Number Rev

A4

Date: Sheet of

5

4

3

Date: Sheet of

Connected_Standby(1/2)+DS3

Taos KBL-U

2

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

X00

41 105Monday, December 26, 2016

1

Vinaﬁx.com

5

4

3

2

1

Main Func = DIMM1 Main Func = DIMM2

D D

VREF CIRCUITRY

C C

B B

2.DIS

Wistron Corporation

A A

Title

Size Document Number Rev

Size Document Number Rev A4

A4

A4 Date: Sheet of

Date: Sheet of

5

4

3

Date: Sheet of

Connected_Standby(2/2)

Taos KBL-U

Monday, December 26, 2016

2

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

X00

42 105

1

X00

Vinaﬁx.com

5

Main Func = ADT Input

4

5V_S5

3

2

1

84.05067.031

AD_OFF_L

12

PR4303

PR4303 10KR2J-3-GP

10KR2J-3-GP

PR4305

PS_ID_R1

PC4302

12

SCD1U50V3KX- GP

PQ4305

1

LTA024EUBFS8T L-GP

084.00024.001K

PR4305

1 2

33R2J-2-GP

0413 change the P/N for CAP database

PC4301

R2

2

R1

AD_OFF_R

3

0517 Version change 84.00024.01K to 084.00024.001K

PR4302

15KR2F-GP

0519 delete

JGND

Layout Note:

D D

20161216 change short pad to 0 ohm

EL4303

1 2

Do Not Stuff

EL4304

1 2

Do Not Stuff

0519 stuff EL4303 EL4304 remove EL4202

DCIN1

8 6 5 4 3 2

+DC_IN_C

1 7

ACES-CON 6-63-GP

20.F2132.006

2nd = 20.F2505.006

C C

JGND

12

EC4301

DY

0509 EL4202 change DY to stuff

AFTP4301AFTP4301

1

AFTP4302AFTP4302

1

12

EC4302

EC4303

Do Not Stuff

DY

JGND JGND JG ND

PSID Layout width > 25mil

PS_ID_R

PR4317

60ohm@100MHz DCR=0.02 ohm Max current = 6000mA

20161216 change short pad to 0 ohm

12

EC4304

DY

1 2

Do Not Stuff

1 2

Do Not Stuff

PR4313

PR4313 Do Not Stuff

Do Not Stuff

EL4301

EL4302

20160620 DY by power

12

PR4312

DY

Do Not Stuff

AC_IN#_G

12

DY

AFTP4316AFTP4316

1 2

Do Not Stuff

1

3 4 2 1

Do Not Stuff

AC_IN_KBC#

PQ4306

DY

PS_ID_R2

1

2

PD4303

DY

Do Not Stuff

3

20160518 Power Change 83.P6SB M.CAG to 83.P6SMB.JAG

12

PR4314

DY

Do Not Stuff

PQ3809_D

Do Not Stuff

2nd = 84.2N702.E3F

3rd = 75.00601.07C

4th = 84.DMN66.03F

5 6

1 2

PQ3802_1

PR4309

100KR2J-1-GP

1 2

0421 change 84.00124.H1K (lock) to 84.05212.B11

PQ4302

B

D S

DMN5L06K-7-G P

PR4306

1 2

DY

Do Not Stuff

A K

PQ4304

R1

B

R2

LMUN5212T1G-G P

84.05212.B11

84.T3904.H11

E

LMBT3904LT1G-GP

C

PSID_DISABLE#_R_C

G

PQ4301

PD4301

PD4301 P6SMB27A-GP

P6SMB27A-GP

C E

3D3V_S5

1

2

PD4302

PD4302 LBAV99LT1G-1-G P

LBAV99LT1G-1-G P

75.00099.O7D

75.00099.O7D 2nd = 75.00099.K7D

2nd = 75.00099.K7D

3

3rd = 75.00099.Q7D

3rd = 75.00099.Q7D 4th = 75.00099.D7D

4th = 75.00099.D7D

20160518 Power Change 84.0712 1.037 to 84.07403.037

+DC_IN AD+

12

SC1U50V3KX-GP

12

PR4308

47KR3J-L-GP

1 2 3 4 5

PR4307

240KR3-GP

PU4301

PU4301 AON7403-GP-U

AON7403-GP-U

S

D

S

D

8

S

D

S

D

7

S

D

S

D

6

G D

84.07403.037

Id=-9.6A Qg=-25nC Rdson=18~30mohm

3D3V_S5

12

PR4304

PR4304 2K2R2J-2-GP

2K2R2J-2-GP

PS_ID [24]

0401 RF add

12

PC4305

DY

Do Not Stuff

12

PC4303

PC4304

PC4306

DY

SCD01U50V2KX-1GP

12

Do Not Stuff

FC4301Do Not StuffDYFC4301Do Not Stuff

DY

SC10U25V5KX-GP

0129 remove DT Mode

AC_DIS[24,44]

AFTP4303AFTP4303 AFTP4304AFTP4304 AFTP4305AFTP4305 AFTP4306AFTP4306

B B

Main Func = M-BAT Input

BT+

0518 CAP to GND remove by EMI

SMBCLK1[24,44] SMBDA1[24,44] PBAT_PRES#[24,44]

A A

0518 CAP to GND remove by EMI

+DC_IN

1

PS_ID_R

1

+DC_IN

1

+DC_IN

1

Placement: Close to Batt Connector

20160726 change to EMI element

PBAT_PRES#

12

EC4314

Do Not Stuff

5

DY

A K

RN4302

4 5 3 2 1

SRN100J-4-G P

PD4304

PD4304 Do Not Stuff

Do Not Stuff

6 7 8

PBAT_SMBCLK1 PBAT_SMBDAT1 PBAT_PRES1#

R4301

1 2

Do Not Stuff

Batt Connecter

20160614 change by connector list

BATT1

1

NP1

2 3 4 5 6

SYS_PRES1#

7 8 9

10

NP2

ACES-CON 10-46-GP-U

20.F1878.010

AFTP4307AFTP4307

1

AFTP4308AFTP4308

1

AFTP4309AFTP4309

1

PBAT_SMBDAT1 PBAT_SMBCLK1

4

PBAT_PRES1#

3

ED4304

ED4304 LBAV99LT1G-1-G P

LBAV99LT1G-1-G P

75.00099.O7D

1

2

2nd = 75.00099.K7D

2nd = 75.00099.K7D 3rd = 75.00099.Q7D

3rd = 75.00099.Q7D 4th = 75.00099.D7D

4th = 75.00099.D7D

AFTP4310AFTP4310

1

AFTP4311AFTP4311

1

AFTP4312AFTP4312

1

BT+

AFTP4313AFTP4313

1

BT+

AFTP4314AFTP4314

1

BT+

AFTP4315AFTP4315

1

SMBDA1

3

ED4305

ED4305 LBAV99LT1G-1-G P

LBAV99LT1G-1-G P

75.00099.O7D

1

2

2nd = 75.00099.K7D

2nd = 75.00099.K7D 3rd = 75.00099.Q7D

3rd = 75.00099.Q7D 4th = 75.00099.D7D

4th = 75.00099.D7D

3

SMBCLK1

3

ED4306

ED4306 LBAV99LT1G-1-G P

LBAV99LT1G-1-G P

75.00099.O7D

1

2

2nd = 75.00099.K7D

2nd = 75.00099.K7D 3rd = 75.00099.Q7D

3rd = 75.00099.Q7D 4th = 75.00099.D7D

4th = 75.00099.D7D

3D3V_S5_KBC

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

Title

Size Document Num ber Rev

A2

Date: Sheet of

2

Date: Sheet of

Taipei Hsie n 221, Taiwan, R.O. C.

DCIN

Taos KBL-U

1

X00

43 105Monday, Decemb er 26, 2016

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = Charger

AD+ +SDC_IN DCBATOUT

PU4402

PU4402 AON7403-GP-U

AON7403-GP-U

S

D

S

D

1

8

S

D

S

D

2

7

S

D

S

D

3

6

GD

45

D D

PR4405

PR4405 3KR5J-GP

3KR5J-GP

12

DC_IN_D

PQ4402

3 4

ACOK_IN

2

5

1

6

2N7002KDW -GP

84.2N702.A3F

AD+_G_2

12

AD+_G_1

1 2

PR4403

100KR2J-1-GP

PR4406

10KR2F-2-GP

CHG_AGND

Battery type

12

DY

CHG_AGND

287kohm

Do Not Stuff

H_PROCHO T#[4,24,44,46]

3D3V_AUX_S5

PR4420

PR4420 100KR2J-1-GP

100KR2J-1-GP

PR4423

PR4423 Do Not Stuff

Do Not Stuff

PR4408

20160804 modify by Fumao

12

PR4408

309KR2F-GP

12

47KR2F-GP

PR4409

PR4411

Do Not Stuff

ACOK_IN

20160614 modify

PR4409

3D3V_S5_KBC

12

DY

12

PC4423

CHG_AGND

AD+

DY

SC100P50V2JN-L-GP

AD+

C C

B B

A A

12

PC4413

SCD01U50V2KX-1GP

SMBDA1[24,43]

SMBCLK1[24,43]

Pull High at page 24

AD_IA[24]

boost_mon[24]

P_SYS[24, 46]

For BQ24780S, change PC4425 from 100pF to PR4425 30kohm resister

5

309kohm 287kohm 47kohm 47kohm

18.178V

12

PR4412

PR4412 Do Not Stuff

Do Not Stuff

PR4416

PR4416 Do Not Stuff

Do Not Stuff

1 2

12

PC4424

SC100P50V2JN-L-GP

PR4425

30KR2F-GP

CHG_AGND

3 series

PG4409

PG4410

PG4401

Do Not Stuff

PG4414

Do Not Stuff

PG4415

Do Not Stuff

CHG_AGND

1 2

+SDC_IN

12

DY

12

PR4402

PR4402 D01R3721F-GP -U

D01R3721F-GP -U

12

PG4402

PG4402 Do Not Stuff

Do Not Stuff

PWR_CHG_ACP

SCD1U25V2KX-GP

PC4403

12

PR4410

PR4410 4K02R2F-GP

4K02R2F-GP

PR4421

PR4421 Do Not Stuff

Do Not Stuff

PR4424

PR4424 10KR2F-2-GP

10KR2F-2-GP

1 2

PR4404

PR4404 Do Not Stuff

Do Not Stuff

SCD1U25V2KX- GP

2 series4 series

47kohm

17.055V17.055V

PR4418

PR4418 Do Not Stuff

Do Not Stuff

1 2

TP4404TP4404

4

12

PG4403

PG4403 Do Not Stuff

Do Not Stuff

12

DY

PC4402

12

PC4404

Do Not Stuff

DY

1 2

PWR_CHG_ACN

CHG_AGND

PR4407

10R2J-2-GP

PU4401

PWR_CH G_ACN

PWR_CH G_ACP

PWR_CH G_CMSRC

PWR_CH G_ACDET

PWR_CH G_SDA

PWR_CH G_SCL

PWR_CH G_ACOK

PWR_CH G_IADP

PWR_CH G_IDCHG

PWR_CH G_PMON

PWR_CH G_PROCH OT#

PWR_CH G_CMPIN

PWR_CH G_CMPOUT

1

ACN

2

ACP

3

CMSRC

4

ACDRV

6

ACDET

11

SDA

12

SCL

5

ACOK

7

IADP

8

IDCHG

9

PMON

10

PROCHOT#

13

CMPIN

14

CMPOUT

21

ILIM

BQ24786RUYR-G P

PWR_CHG_ILIM

20160714 chager support AC disable to decrease the frequency and voltage drop. so DY it

DCBATOUT

Do Not Stuff

12

PR4458

Do Not Stuff

K A

PD4403_K

PD4404

DY

Do Not Stuff

CHECK EE follow custormer circuits.

83.2R004.08F

PD4402

AD+

AK

SD103AWS- 2-GP

SD103AWS- 2-GP PD4405

PD4405

PWR_CHG_1

12

PWR_CH G_VCC

28

VCC

PR4433

PD4403_A

Do Not Stuff

BT+

AK

SD103AWS- 2-GP

83.2R004.08F

0421 change 83.1R504.B8F (lock) to 83.2R004.08F

PC4412

12

SC1U50V3KX-G P

PWR_CH G_REGN

24

REGN

18

BATDRV

17

BATSRC

25

BTST

26

HIDRV

27

PHASE

23

LODRV

22

GND

20

SRP

19

SRN

16

TB_STAT#

15

BATPRES#

29

GND

AD+

12

PR4431

DY

Do Not Stuff

12

DY

PQ4408_E

E

B

DY

PQ4408

C

PQ4408_C PQ4405_5

12

PR4451

DY

0421 change 83.1R504.B8F (lock) to 83.2R004.08F

PWR_CH G_BATSRC

PWR_CH G_BTST

PWR_CH G_HIDRV

PWR_CH G_PHASE

PWR_CH G_LODRV

PWR_CH G_SRP

PWR_CH G_SRN

PWR_CH G_STAT#

PWR_CH G_BATPRES#

CHG_AGND

Do Not Stuff

PR4462

Do Not Stuff

PR4463

1 2

PR4414

PR4414 10R2F-L-GP

10R2F-L-GP

1

TP4405TP4405

12

3

PG4404

Do Not Stuff

1 2

PG4405

Do Not Stuff

1 2

PG4406

Do Not Stuff

1 2

PG4407

Do Not Stuff

1 2

0418 Location modify

CHG_AGND

SC2D2U10V3KX- 1GP

PG4411

Do Not Stuff

12

PG4416

Do Not Stuff

PR4455

PR4455 Do Not Stuff

Do Not Stuff

1 2

PQ4405_3 PQ4405_2

12

Do Not Stuff

DY

PWR_CHG_ACOK

CHARGER _SRCD CBATOUT

PC4401

BT+_1

12

CHG_AGND

12

PQ4405

3 4 2 1

DY

12

PC4414

PC4414 SCD047U25V2KX -GP

SCD047U25V2KX -GP

PR4417

1 2

10R2F-L-GP

PR4419

1 2

10R2F-L-GP

PBAT_PRES# [ 24,43]

H_PROCHO T# [4,24,44,4 6]

Do Not Stuff

2nd = 84.DM601.03F

3rd = 84.2N702.E3F

4th = 84.2N702.F3F

5

12

6

DY

PQ4405_6

12

PR4450

Do Not Stuff

DY

3D3V_S5

678

DDD

PU4404

PU4404 Do Not Stuff

Do Not Stuff

SSS

GD

SSS

GD

123

4 5

678

DDD

PU4405

PU4405 Do Not Stuff

Do Not Stuff

SSS

GD

SSS

GD

123

4 5

PWR_CH G_SRP_1

PWR_CH G_SRN_1

PC4426

Do Not Stuff

DY

1 2

PL4401

1 2

COIL-4D7UH- 33-GP

68.4R71A.20H

0517 change by PWR

PR4413

PR4413 Do Not Stuff

Do Not Stuff

12

Do Not Stuff

PC4405

CHARGER _SRC

12

PC4407

SC10U25V5KX-GP

PC4421

PWR_CH G_REGN

12

SC10U25V5KX-GP

D01R3721F-GP -U

PWR_CHG_PHASE_1

Do Not Stuff

1 2

12

SCD1U25V2KX- GP

DY

PR4435

PR4435 100KR2J-1-GP

100KR2J-1-GP

PR4432

PR4432 120KR2J-GP

120KR2J-GP

2

12

Do Not Stuff

PC4410

PC4409

DY

SCD1U50V3KX-GP

6 7 8

PR4415

1 2

PG4412

PC4420

1 2

PWR_CH G_ACOK [17,24]

A00 ESD

12

PU4403

PU4403 AON7403-GP-U

AON7403-GP-U

D

D D

D

Do Not Stuff

1 2

PC4422

12

Do Not Stuff

DY

CHG_AGNDCHG_AGND

PC4411

SCD1U25V2KX-GP

PQ4403

G

D

2N7002K-2-GP

84.2N702.J31

PR4422

AC_DIS_M

20KR3J-1-GP

12

DCBATOUT

45

G D

3

S

2

S

1

S

Do Not Stuff

PG4417

12

PC4415

PG4413

PC4415

1 2

SC10U25V5KX-GP

BT+_1

2.DIS

Title

Size Document Num ber Rev

A2

Date: Sheet of

AC_DIS [24, 43]

S

AD+

12

PR4430

PR4430 470KR2F-GP

470KR2F-GP

BT+

Do Not Stuff

12

PC4417

PC4416

SC10U25V5KX-GP

CHARGER BQ24770

PC4418

SC10U25V5KX-GP

DY

Taos KBL-U

PC4419

SCD1U50V3KX-GP

1

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

44 105Monday, Decemb er 26, 2016

X00

Vinaﬁx.com

A

B

C

D

E

20160613 ref Keystone13 3V_5V_EN to Pwr_5V_EN and PWR_3D3V_EN

4 4

PWR_3D3V3D3V_S5

PG4501

PG4501 Do Not Stuff

Do Not Stuff

1 2

PG4502

PG4502 Do Not Stuff

Do Not Stuff

1 2

PG4503

PG4503 Do Not Stuff

Do Not Stuff

1 2

PG4522

PG4522 Do Not Stuff

Do Not Stuff

1 2

PG4526

PG4526 Do Not Stuff

Do Not Stuff

1 2

3 3

12

PC4501

SC4D7U25V5KX-L2-GP

Cyntec. 6.6mmx7.3mmx3.0mm DCR: 18~20mOhm

OCP=9A

Design=7.3A

2 2

Idc : 8A , Isat : 14A

PWR_3D3V

DY

12

PC4504

Do Not Stuff

PL4501

1 2

IND-2D2UH- 46-GP-U1

12

PG4506

12

PT4501

PG4506

ST150U6D3VDM-28-GP

Do Not Stuff

PWR_3D3V _FB_B

12

PR4516

6K65R2F-GP

PWR_3D3V _FB_A

12

PR4517

10KR2F-2-GP

PG4504

PG4504 Do Not Stuff

Do Not Stuff

1 2

PG4505

PG4505 Do Not Stuff

Do Not Stuff

1 2

PC4502

SC4D7U25V5KX-L2-GP

DY

PR4506

Do Not Stuff

DY

PC4506

Do Not Stuff

PWR_DC BATOUT_3D 3V

12

PC4515

SCD1U50V3KX-L-GP

SSS

123

SSS

123

678

DDD

678

DDD

PU4502

PU4502 Do Not Stuff

Do Not Stuff

G D

PC4503

PC4503 SCD1U50V3KX- L-GP

SCD1U50V3KX- L-GP

4 5

PWR_3D3V _BOOT_A PWR_5V_BO OT_A

1 2

PU4503

PU4503 Do Not Stuff

Do Not Stuff

G D

4 5

3V_5V_POK[17,40,53,54]

20160615 modify to DY

12

PR4503

PR4503 1D5R3F-GP

1D5R3F-GP

1 2

12

3D3V_S5

12

DY

PR4508

PR4508 Do Not Stuff

Do Not Stuff

3V_5V_POK

PWR_5V_EN

PC4508

PC4508 Do Not Stuff

Do Not Stuff

DY

PWR_3D3V _EN

DY

PC4505

PC4505 Do Not Stuff

Do Not Stuff

PR4502

PR4502 Do Not Stuff

Do Not Stuff

12

PR4507

PR4507 Do Not Stuff

Do Not Stuff

12

Pin to Pin TPS51275B

074.51275.0C73

DCBATOUT

12

PU4501

PWR_3D3V _BOOT

9

10

8

11

4

6

5

7

RT6575DGQW -GP

PG4507

PG4507 Do Not Stuff

Do Not Stuff

1 2

PC4510

SC4D7U25V5KX- L2-GP

BOOT2 UGATE2 PHASE2 LGATE2

FB2

EN2

CS2

074.06575.0A43

PGOOD

LDO3

3

PWR_3D3V_VREG

12

PWR_3D3V _HG PWR_3D3V _PH

PWR_3D3V _FB

PWR_3D3V _EN

PWR_3D3V _CS

PR4505

PR4505 165KR2F-L-GP

165KR2F-L-GP

3D3V_AUX_S5

20161024 0ohm to short pad

DY

12

PC4507

Do Not Stuff

VIN

PWR_5V_BO OT

17

BOOT1

PWR_5V_H G

16

UGATE1

PWR_5V_PH

18

PHASE1

PWR_5V_LGPWR_3D3V _LG

15

LGATE1

PWR_5V_VO

14

BYP1

PWR_5V_F B

2

FB1

PWR_5V_EN

20

EN1

PWR_5V_C S

1

CS1

19

VCLK

21

GND

LDO5

13

20160701 remove PG4508

12

PC4511

PC4511 SC4D7U25V5KX- L2-GP

SC4D7U25V5KX- L2-GP

PC4518

SCD1U50V3KX-L-GP

5V_AUX_S5

3V_5V_EN [40]

PR4509

PR4509 1D5R3F-GP

1D5R3F-GP

1 2

12

PR4510

PR4510 130KR2F-L-GP

130KR2F-L-GP

PC4509

PC4509 SCD1U50V3KX- L-GP

SCD1U50V3KX- L-GP

1 2

Do Not Stuff

PU4504

PU4505

DCBATOUTDCBATOUT

678

DDD

SSS

GD

SSS

GD

123

4 5

678

DDD

SSS

GD

SSS

GD

123

4 5

12

PC4512

PC4513

SCD1U50V3KX-L-GP

SC10U25V5KX-L-GP

PL4502

1 2

IND-2D2UH- 46-GP-U1

DY

PR4512

Do Not Stuff

DY

PC4517

PC4517 Do Not Stuff

Do Not Stuff

PWR_DC BATOUT_5V

12

PG4510

PG4510 Do Not Stuff

Do Not Stuff

1 2

PG4511

PG4511 Do Not Stuff

Do Not Stuff

1 2

PG4512

PG4512 Do Not Stuff

Do Not Stuff

1 2

12

Cyntec. 6.6mmx7.3mmx3.0mm DCR: 18~20mOhm Idc : 8A , Isat : 14A

12

PWR_5V_F B_A

12

PC4514

SC10U25V5KX-L-GP

12

PG4509

Do Not Stuff

12

PR4514

15KR2F-GP

12

PR4515

10KR2F-2-GP

PWR_5V

20160706 add GAP

OCP=9A Design current=6.2A

DY

12

PC4516

Do Not Stuff

PWR_5V

12

PG4523

PG4523 Do Not Stuff

Do Not Stuff

1 2

PG4521

PG4521 Do Not Stuff

Do Not Stuff

1 2

PG4516

PG4516 Do Not Stuff

Do Not Stuff

1 2

PG4520

PG4520 Do Not Stuff

Do Not Stuff

1 2

PG4519

PG4519 Do Not Stuff

Do Not Stuff

1 2

PG4518

PG4518 Do Not Stuff

Do Not Stuff

1 2

PG4517

PG4517 Do Not Stuff

Do Not Stuff

1 2

PT4502

ST150U6D3VDM-28-GP

5V_S5

1 1

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

Title

Size Document Num ber Rev

A2

Date: Sheet of

A

B

C

D

Date: Sheet of

Taipei Hsie n 221, Taiwan, R.O. C.

DCDC-3D3V&5V

Taos KBL-U

E

X00

45 105Monday, Decemb er 26, 2016

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = CPU_CORE

PR4611

34KR2F-GP

1 2

PC4632

PWR_VCCSA_VSN

44

12

PWR_VCCSA_COMP

43

VSN_1B

COMP_1B

PWR_VCCSA_ILIM

42

41

ILIM_1B

PR4664

24KR2F-GP

PC4632

1 2

SC1KP50V2KX-1G P

SC6800P25V2KX-1D LGP

PR4613 115KR2F-GPPR4613 115KR2F-GP

PC4609 SC220P50V2KX-3GPPC 4609 SC220P50V2KX-3GP

PWR_VCCSA_CSP1B

PWR_VCORE_EN

PWR_VCCSA_IOUT

PWR_VCORE_VR_RDY

40

39

38EN37

CSP_1B

CSN_1B

VR_RDY

IOUT_1B

PWM_1B

DRVON

SCLK

ALERT#

SDIO

VR_HOT#

IOUT_1A

CSP_1A

CSN_1A

ILIM_1A

COMP_1A

VSN_1A

NCP81218MNTX G-GP

24

PWR_VC ORE_VSP

PWR_VC ORE_TSENSE PWR_VC ORE_ADDR _BOOT

PWR_VC CSA_ICCMAX PWR_VC ORE_ICCMAX

12

PR4659

24KR2F-GP

81208_AGND81208_AGND

81208_AGND

PR4606

1 2 1 2

VR_SVID_CLK [7] VR_SVID_ALERT# [7] VR_SVID_DATA [7]

PR4668

1 2

100R2F-L1-GP- U

1 2

SCD022U16V2KX -3GP

PC4633

1 2

PWR_VC ORE_VSN_R

12

PR4647

1 2

3K83R2F-GP

PWR_VC ORE_PWM [47]

12

PR4663

PR4663 10KR2F-2-GP

10KR2F-2-GP

PR4606

NTC-100K-11- GP-U

69.60013.201

1 2

PC4634

1 2

PC4627

PC4627 SC1KP50V2KX-1G P

SC1KP50V2KX-1G P

PC4606

12

SCD015U25V2KX -GP

PC4607

12

1 2

36 35 34 33 32 31 30 29 28 27 26 25

PWR_VC CGT_ICCMAX

PR4609

PR4609 14K3R2F-GP

14K3R2F-GP

PWR_VC CSA_CSN_N TC

1 2

PR4612

1 2

8K06R3F-AS-G P

81208_AGND

PR4670 Do Not StuffP R4670 Do N ot Stuff

+VCCST_CP U

PR4622

Do Not StuffDYPR4622

Do Not Stuff

PR4623

100R2F-L1-GP-U

PR4623

100R2F-L1-GP-U

PR4621

45D3R2F-L-GP

PR4621

45D3R2F-L-GP

12

DY

PR4666 Do Not StuffPR4666 Do Not Stuff

PR4667 10R2F-L-GPPR4667 10R2F-L-GP

PR4665 49D9R2F-GPPR4665 49D9R2F-GP

20161212 PR4666 ange 0 ohm to short pad

12

PWR_VCCSA_PWM

PWR_VCORE_DRVON

1 2

PWR_VCORE_SCLK

PWR_VCORE_SDIO

PWR_VCORE_ALERT#

PWR_VCORE_VRHOT#

PWR_VC ORE_IOUT PWR_VC ORE_CSP_1A PWR_VC ORE_COMP_R

PWR_VC ORE_ILIM PWR_VC ORE_COMP PWR_VC ORE_VSN

1 2

12

PR4662

48D7KR2F-GP

PR4630 Do Not StuffP R4630 Do N ot Stuff

12

PC4610

PC4610 SCD1U25V2KX- GP

SCD1U25V2KX- GP

[50]

[47,48,50]

PC4613 S C470P50V2KX-3GPPC4613 S C470P50V2KX-3GP

1 2

PR4628

PR4628 95K3R2F-GP

95K3R2F-GP

PR4635

1 2

49K9R2F-L-GP

SC1KP50V2KX-1G P

PC4622

SC1KP50V2KX-1G P

1 2

PR4644

422R2F-2-GP

PWR_VC ORE_VSP_RC

PR4649

PR4649 2K49R2F-GP

2K49R2F-GP

12

PR4658

PR4660

15K8R2F-GP

100KR2F-L1-GP

PWR_VC CSA_CSN [50]

PWR_VC CSA_CSP [50 ]

+VCCST_CP U

[#543016]

12

PR4624

PR4624 Do Not Stuff

Do Not Stuff

DY

81208_AGND

20160614 modify

12

PC4601

1 2

20160614 modify

1 2

PR4645 Do Not StuffP R4645 Do N ot Stuff

12

PC4625

PC4625 SC1KP50V2KX-1G P

SC1KP50V2KX-1G P

PR4648 Do Not StuffP R4648 Do N ot Stuff

PWR_VC ORE_VSP_R

12

81208_AGND

For NCP81208MNTXG-2-GP Vboot

81208_AGND

PWR_VC CGT_PW MA [48]

2

PR4627

1 2

8K06R3F-AS-G P

PR4629

1 2

14KR2F-GP

PC4616

PC4616 SC4700P25V2KX-4- GP

SC4700P25V2KX-4- GP

SC1500P50V2KX-2G P

PC4619

SC15P50V2JN-L- GP

12

PR4650

12

Do Not Stuff

PC4628

PC4628 SCD1U25V2KX- GP

SCD1U25V2KX- GP

3D3V_S0

12

DY

+VCCSTG

12

DY

PWR_VC ORE_NTC

12

PR4652

PR4652 21K5R2F-GP

21K5R2F-GP

PR4614

PR4614 Do Not Stuff

Do Not Stuff

VR_RDY

PR4669

PR4669 Do Not Stuff

Do Not Stuff

PWR_VC ORE_CSNN TC

PR4633

NTC-100K-11- GP-U

69.60013.201

1 2

VR_EN [40]

Check +VCCST_CPU or +VCCSTG

H_PROCHO T# [4,24,44]

PWR_VC ORE_CSP [47]

PWR_VC ORE_CSN [47]

PR4636

2K49R2F-GP

81208_AGND

VSS_SENSE [7]

VCC_SENSE [7]

PR4653

NTC-100K-11- GP-U

69.60013.201

1 2

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

Title

NCP81208MN_CPU_VCORE(1/3)

Size Document Num ber Rev

A2

Taos KBL-U

Date: Sheet of

Taipei Hsie n 221, Taiwan, R.O. C.

1

46 105Monday, Decemb er 26, 2016

X00

0413 P/N change 78.15322.2FLDL to 78.15322.2FL

PC4602

PC4604

1 2

SC15P50V2JN-L- GP

12

81208_AGND

1 2 3 4 5 6 7 8

9 10 11 12

PR4657

PR4657 2D2R2F-GP

2D2R2F-GP

1 2

SC1U10V2KX-1G P

PC4602

1 2

SCD015U25V2KX -GP

PSYS

PWR_VCCGT_VSN

49

PU4601

GND

IOUT_2PH DIFFOUT_2PH FB_2PH COMP_2PH ILIM_2PH CSCOMP_2PH CSSUM_2PH CSREF_2PH CSP2_2PH CSP1_2PH TSENSE_2PH VRMP

PWR_VCORE_VCC_R

PC4631

81208_AGND

PWR_VCCSA_VSP

PWR_VCCGT_VSP

48

47

46

45

PSYS

VSP_1B

VSP_2PH

VSN_2PH

VCC13ROSC_COREGT14ROSC_SAUS15PWM1_2PH16PWM2_2PH17ICCMAX_2PH18ICCMAX_1A19ICCMAX_1B20ADDR_VBOOT21PWM_1A22TSENSE_1PH23VSP_1A

PWR_VCORE_ROSC_SAUS

PWR_VCORE_ROSC_COREGT

12

3

PR4602

PWR_VC CSA_COMP_R

D D

PC4603

SC1KP50V2KX-1G P

1 2

PR4616

PR4616 2K49R2F-GP

2K49R2F-GP

PWR_VC CSA_VSP_RC

12

PC4611

PC4611 SC1KP50V2KX-1G P

SC1KP50V2KX-1G P

PC4621

PC4621 SC820P50V2KX-1- DL-GP

SC820P50V2KX-1- DL-GP

PR4655

1 2

Do Not Stuff

4

SC1KP50V2KX-1G P

1 2

PR4605

1 2

825R2F-GP

825R2F-GP PR4608

PR4608 2K94R2F-GP

2K94R2F-GP

1 2

PC4608

PC4608 SC1KP50V2KX-1G P

SC1KP50V2KX-1G P

PR4619

12

1 2

PC4612 SC2200P50V2KX-2G PPC4612 SC2200P50V2KX-2GP

PR4632

24K9R2F-L-GP

1 2

PC4615

PC4615 SC470P50V2KX-3GP

SC470P50V2KX-3GP

81208_AGND

PR4640

1 2

12K4R2F-GP

5V_S5

12

PR4603

PR4603 1KR2F-3-GP

1KR2F-3-GP

PWR_VC CGT_CSP2 PWR_VC CGT_CSP1

PWR_VC CGT_TSENS E

12

PC4630

PC4630 SCD1U25V2KX- GP

SCD1U25V2KX- GP

81208_AGND

PWR_VC CSA_VSN_R

PR4604

PR4625

PC4617

PR4607

12

PWR_VC CGT_FB_R

12

PWR_VC CGT_NTC

1 2

Do Not Stuff

SC1KP50V2KX-1G P

1 2

Do Not Stuff

PWR_VC CSA_VSP_R

1 2

PWR_VC CGT_VSN_R

12

PWR_VC CGT_COMP_R

12

PC4620

PC4620 SC100P50V2JN-L -GP

SC100P50V2JN-L -GP

PC4623

PC4623 SCD047U25V2KX -GP

SCD047U25V2KX -GP

PC4605

PR4617Do Not Stuff PR4617Do Not Stuff

PR4618Do Not Stuff PR4618Do Not Stuff

12

PR4626

1KR2F-3-GP

PR4631

PR4631 4K75R2F-1-GP

4K75R2F-1-GP

PC4618

PC4618 SC2200P50V2KX-2G P

SC2200P50V2KX-2G P

12

PR4661

PR4661 7K68R2F-GP

7K68R2F-GP

VSSSA_SENSE[7]

VCCSA_SENS E[7]

VCCGT_SEN SE[7]

C C

PWR_VC CGT_CSPA[46,48]

B B

PWR_VC CGT_CSNA[48]

PWR_VC CGT_CSPA[46,48]

U22 15W U23e 28W

PR4637

47K (64.47025.55L)

PR4641

47K (64.47025.55L)

PR4640

PR4662 49.9K (64.49925.6DL)

88.7K (64.88725.6DL)

A A

PR4658

PR4647 2.15K (64.21515.6DL)

2.37K (64.23715.6DL)

PR4635

73.2K (64.73225.6DL)PR4628

5

VSSGT_SENSE[7]

37D4R2F-GP

PC4614

SC470P50V2KX-3GP

SC10P50V2JN-4G P

PR4634

1 2

PR4638

NTC-220K-G P-U

200KR2F-L-GP

1 2

PR4637

57K6R3F-2-GP

20161220 P/N change 78.10134.1FLDL to 78.10134.L1L

PR4646 10R 2F-L-GPPR4646 10R2 F-L-GP

73K (64.73225.55L)

15K (64.15025.6DL)12.4K (64.12425.6DL)

88.7K (64.88725.6DL)

90.9K (64.90925.6DL)

37.4K (64.37425.6DL)38.3K (64.38325.6DL)

69.8K (64.69825.6DL)

NTC-220K-G P-U

PWR_VCCGT_ILIM_R

12

PC4626

SCD01U50V2KX- 1GP

PR4651

1 2

4K87R2F-GP

NTC-100K-11- GP-U

69.60013.201

PR4639

1 2

75KR2F-GP

12

81208_AGND

PR4656

1 2

1K5R2F-2-GP

81208_AGND

PR4671

P_SYS[24, 44]

1KR2F-3-GP

20160801 Change location U9602 to PU4601

1 2

PWR_VC CGT_IOUT PWR_VC CGT_DIFFOU T PWR_VC CGT_FB PWR_VC CGT_COMP PWR_VC CGT_ILIM PWR_VC CGT_CSCO MP PWR_VC CGT_CSSUM PWR_VC CGT_CSREF

DCBATOUT

PR4601

1KR2F-3-GP

1 2

PC4629

SCD01U50V2KX- 1GP

81208_AGND

Do Not Stuff

20160614 modify

1 2

Do Not Stuff

PG4601

PWR_VCORE_VRMP

12

5V_S5

Vinaﬁx.com

5

Main Func = CPU_CORE

4

3

2

1

DCBATOUT_VCORE

D D

C C

B B

For acoustic noice

DCBATOUT

12

PT4704

DY

Do Not Stuff

5V_S5

20160614 modify

PWR_VCORE_PWM[46] PWR_VCORE_DRVON[46,48,50]

12

PC4707

PC4707 SC2D2U10V3KX-L-GP

SC2D2U10V3KX-L-GP

PR4704

PR4704 Do Not Stuff

Do Not Stuff

12

DY

PT4703

PT4703 Do Not Stuff

Do Not Stuff

PR4702

2D2R2F-GP

PC4708

SC1U10V2KX-1GP

1 2

5V_S5

PWR_VCORE_VCC

12

PWR_VCORE_DISB#

PU4701

6 7

5

4 2

36

3

PWR_VCORE_GL

1

VIN25VIN26VIN27VIN28VIN29VIN

THWN

VCC VCCD

CGND

PWM DISB# ZCD_EN SMOD#

GL#88GL#99GL#1010GL#1111PGND19PGND20PGND21PGND22PGND23PGND24PGND

PC4702

12

PC4703

SC10U25V5KX-10-GP

30

33

GH

12

SC10U25V5KX-10-GP

PWR_VCORE_BOOT

35

BOOT

34

PHASED

32

PHASEF

12

VSW#12

13

VSW#13

14

VSW#14

15

VSW#15

16

VSW#16

17

VSW#17

18

VSW#18

PGND

NCP81381MNTXG-1-GP

37

31

12

PC4704

PR4701

1 2

PWR_VCORE_PHASED

PWR_VCORE_BOOT_RC

3D9R3-GP

PWR_VCORE_SW

PWR_VCORE_CSP[46]

DY

12

PC4705

SC10U25V5KX-10-GP

12

PR4703

PR4703 Do Not Stuff

Do Not Stuff

PC4709

PC4709 Do Not Stuff

Do Not Stuff

SC10U25V5KX-10-GP

PC4706

SCD22U25V3KX-GP

SC10U25V5KX-10-GP

12

PWR_VCORE_SNUB

12

PC4710

0401 RF add

12

SCD1U25V2KX-GP

DY

DCBATOUT_VCORE

Do Not Stuff

PG4701

1 2

PG4702

12

FC4701Do Not StuffDYFC4701Do Not Stuff

0.15uH, DCR=0.66mohm, Idc=36A, Isat=45A

PL4701

1 2

COIL-D15UH-2-GP

68.R1510.20A

PG4707

Do Not Stuff

1 2

PG4703

1 2

PG4704 Do Not StuffPG4704 Do Not Stuff

1 2

PG4705 Do Not StuffPG4705 Do Not Stuff

1 2

Do Not Stuff

PG4708

Do Not Stuff

1 2

Confirm with EE: 22uF/0805 total 32pcs (DY 5 pcs)

DCBATOUT

TDC=21A Iomax=29A OCP>43.5A

VCC_CORE

12

PT4702

DY

Do Not Stuff

330uF/2.5V, ESR=9mohm, Ripple current=3073mA

0401 RF add

12

FC4702Do Not StuffDYFC4702Do Not Stuff

DY

PWR_VCORE_CSN[46]

A A

5

4

3

2

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

NCP81382MN_CPU_VCORE(2/3)

Size Document Number Rev

A3

Date: Sheet of

Taos KBL-U

Taipei Hsien 221, Taiwan, R.O.C.

47 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

Main Func = CPU_CORE

4

3

2

1

DCBATOUT_VCCGT

D D

PC4811

12

PC4802

SC10U25V5KX-GP

5V_S5

PR4803

2D2R2F-GP

SC1U10V2KX-1GP

12

PC4807

PC4807 SC2D2U10V3KX-L-GP

SC2D2U10V3KX-L-GP

PR4808

1 2

Do Not Stuff

2D2R2F-GP

PC4808

5V_S5

PWR_VCCGT_VCCA

12

PWR_VCCGT_DISB#_A

PWR_VCCGT_GL1

C C

20160614 modify

PWR_VCCGT_PWMA[46] PWR_VCORE_DRVON[46,47,50]

B B

1

PU4801

THWN

6

VCC

7

VCCD

5

CGND

4

PWM

2

DISB#

36

ZCD_EN

3

SMOD#

GL#88GL#99GL#1010GL#1111PGND19PGND20PGND21PGND22PGND23PGND24PGND

VIN25VIN26VIN27VIN28VIN29VIN

30

33

PC4803

PWR_VCCGT_BOOTA

35

GH

BOOT

PHASED

PHASEF VSW#12

VSW#13 VSW#14 VSW#15 VSW#16 VSW#17 VSW#18

PGND

NCP81381MNTXG-1-GP

37

31

12

SC10U25V5KX-GP

34 32

12 13 14 15 16 17 18

12

PC4804

SC10U25V5KX-GP

PR4802

1 2

3D9R3-GP

PWR_VCCGT_PHASEDA

PWR_VCCGT_SWA

PR4804

Do Not Stuff

PWR_VCCGT_CSPA[46]

12

PC4805

SC10U25V5KX-GP

PWR_VCCGT_BOOTA_RC

12

PC4809

SCD22U25V3KX-GP

12

DY

PWR_VCCGT_SNUB_1

12

PC4810

PC4810 Do Not Stuff

Do Not Stuff

DY

PC4806

PC4811

12

SC10U25V5KX-GP

SCD1U25V2KX-GP

1 2

0401 RF add

0.15uH, DCR=0.66mohm, Idc=36A, Isat=45A

COIL-D15UH-2-GP

PG4808

Do Not Stuff

12

FC4801Do Not StuffDYFC4801Do Not Stuff

DY

PL4801

1 2

68.R1510.20A

DCBATOUT

PG4809

Do Not Stuff

1 2

PG4801

PG4802

PG4803 Do Not StuffPG4803 Do Not Stuff

PG4804

PG4805

Do Not Stuff

1 2

Do Not Stuff

1 2

Do Not Stuff

1 2

Do Not Stuff

1 2

TDC=18A Iomax=31A OCP>46.5A

+VCCGT

PT4801

12

330uF/2.5V, ESR=9mohm, Ripple current=3073mA

Confirm with EE: 22uF/0805 total 35pcs (DY 5 pcs)

ST330U2D5VBM-1-GP

DCBATOUT_VCCGT

PWR_VCCGT_CSNA[46]

2.DIS

A A

5

4

3

2

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

NCP81382MN_CPU_VCCGT(3/3)

Size Document Number Rev

A3

Date: Sheet of

Taos KBL-U

Taipei Hsien 221, Taiwan, R.O.C.

48 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = CPU_CORE

D D

C C

(Blanking)

B B

2.DIS

Wistron Corporation

A A

Title

Size Document Number Rev

A4

Date: Sheet of

5

4

3

Date: Sheet of

NCP81210MN_CPU_VCCGTUS

Taos KBL-U

2

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

49 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

Main Func = CPU_CORE

4

3

2

1

12

DY

12

DY

PWR_VCCSA_SNUB

12

PR5014

PR5014 Do Not Stuff

Do Not Stuff

DCBATOUT_+VCCSA

PC5029

12

SC10U25V5KX-GP

PC5031

PC5031 Do Not Stuff

Do Not Stuff

PC5027

SC10U25V5KX-GP

12

PC5002

SCD1U25V2KX-GP

Do Not Stuff

0.47uH, DCR=3.5~4.1mohm, Idc=18A, Isat=20A

1 2

PG5021

Do Not Stuff

1 2

IND-D47UH-22-GP-U

D D

20160614 modify to 84.07410.A37 for COST

678

DDD

PR5013

1 2

2D2R3-1-U-GP

PU5001

PWR_VCCSA_BST

PWR_VCCSA_PWM[46] PWR_VCORE_DRVON[46,47,48]

C C

5V_S5

PC5001

SC2D2U10V3KX-1GP

12

PU5001

1

BST

2

PWM

3

EN VCC4DRVL

NCP81253MNTBG-1-GP

074.81253.0AE3

PWR_VCCSA_BST_RC

8

DRVH

7

SW

6

GND

5 9

GND

12

PC5008

PC5008 SCD22U25V3KX-GP

SCD22U25V3KX-GP

PWR_VCCSA_DRVH PWR_VCCSA_SW

PWR_VCCSA_DRVL

PU5002

Do Not Stuff

PU5003

Do Not Stuff

DDD

65BOM charger

SSS

GD

SSS

GD

123

4 5

678

DDD

65BOM charger

SSS

GD

SSS

GD

123

4 5

PWR_VCCSA_CSP[46]

12

FC5001Do Not StuffDYFC5001Do Not Stuff

DY

PG5001

PG5002

PL5001

DCBATOUT

12

TDC=4A Iomax=4.5A OCP>6.75A

+VCCSA

1 2

PG5022

#543977 Intel PDG Rev0.91 +VCCSA(ICCMAX.=5A)

Do Not Stuff

Confirm with EE: 22uF/0805 total 20pcs (DY 5 pcs)

B B

A A

5

4

PWR_VCCSA_CSN[46]

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

NCP81253MN_CPU_VCCSA

Size Document Number Rev

A3

Date: Sheet of

3

2

Date: Sheet of

Taos KBL-U

Taipei Hsien 221, Taiwan, R.O.C.

50 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

Main Func = VDDQ

4

3

2

1

PG5105

Do Not Stuff

1 2

PG5110

Do Not Stuff

1 2

PC5112

PC5112 SC2D2U10V3KX-L-GP

SC2D2U10V3KX-L-GP

12

PWR_DCBATOUT_VDDQ

3D3V_S5

PC5110

SC1U10V2KX-L1-GP

PR5103

Do Not Stuff

1 2

DY

PR5106

DY

Do Not Stuff

1 2

ILIM LOW , ILIM=6A ILIM FLOAT , ILIM=9A ILIM HIGH , ILIM=12A

PWR_VDDQ_VCC

12

PWR_VDDQ_EN

PWR_VDDQ_BOOT

PWR_VDDQ_PG

PWR_VDDQ_ILMT

PWR_VDDQ_FB

PU5101

17

VCC

15

BYP

2

IN#2

3

IN#3

4

IN#4

5

IN#5

11

EN

1

BS

9

PG

13

ILMT

14

FB

SY8286RAC-GP

074.08286.0B43

PWR_VDDQ_VCC

PR5102

PR5102 Do Not Stuff

Do Not Stuff

1 2

LX#6 LX#19 LX#20

NC#10 NC#12 NC#16

GND

PWR_VDDQ_BOOT_APWR_VDDQ_BOOT

6 19 20

PWR_VDDQ_PG

10 12

PWR_VDDQ_VCC

16

7 8 18 21

PC5114

SCD1U25V2KX-L-GP

PWR_VDDQ_PH

1 2

MagLayer. 6.86 x 6.47 x 3.0mm DCR: 9~10mOhm Idc :11A , Isat : 22A

PL5101

PL5101 COIL-1UH-34-GP-U1

COIL-1UH-34-GP-U1

1 2

PG5113

Do Not Stuff

PWR_VDDQ_FB_A

12

PC5113

SC470P50V2KX-L-GP

Vout= 0.6*(1+R1/R2)

= 0.6*(1+20K/20K) = 1.20V

12

1 2

12

PR5107

PR5107 20KR2F-L-GP

20KR2F-L-GP

VOUT=0.6*(1+(R1/R2))

12

PR5101

PR5101 20KR2F-L-GP

20KR2F-L-GP

PC5109

Design Current=5.2A

7.8A < OCP < 10.4A

12

PC5105

PC5104

SC22U6D3V5MX-L3-GP

SC22U6D3V5MX-L3-GP SC22U6D3V5MX-L3-GP

SC22U6D3V5MX-L3-GP

PWR_VDDQ

12

PWR_VDDQ 1D2V_S3

PC5107

PG5107

Do Not Stuff

1 2

PG5108

Do Not Stuff

1 2

PG5109

Do Not Stuff

1 2

PG5111

Do Not Stuff

1 2

PG5106

Do Not Stuff

1 2

DCBATOUT

D D

PWR_VDDQ_VCC

12

PC5115

DY

SC10U25V5KX-L-GP

SC10U25V5KX-L-GP Do Not Stuff

Do Not Stuff

PR5104

1 2

DY

PG5114

Do Not Stuff

1 2

20160614 modify to DY

PR5105

Do Not Stuff

12

DY

PWR_DCBATOUT_VDDQ

12

SCD1U25V2KX-L-GP

20160631 double pull high to DY

3D3V_S5

C C

1D2V_VTT_PWRGD[40]

EE needs check it!!

PWR_2D5V_PG[51,54]

PC5116

PC5111

PG5112

Do Not Stuff

1 2

Do Not Stuff

EE needs check it!!

EN rating 23V EN Rising Threshold : 0.8V

B B

GND

PGND

VREF

3

PWR_VDDQ

PC5122

5 4 3

VTT

2

VIN

1

12

PC5118

PC5118 SCD1U16V2KX-3GP

SCD1U16V2KX-3GP

0D6V_PWR

12

PC5124

Design Current = 1470mA

0D6V_PWR

SC22U6D3V5MX-2GP

PG5121

PG5121 Do Not Stuff

Do Not Stuff

1 2

PG5120

PG5120 Do Not Stuff

Do Not Stuff

1 2

0D6V_S0

20160712 modify by LAyout CIS

2

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

MEM&MEMVTT

Size Document Number Rev

C

Taos KBL-U

Date: Sheet of

Taos KBL-U

Taipei Hsien 221, Taiwan, R.O.C.

51 105Monday, December 26, 2016

1

X00

DDR_VREF_S3

PR5126 Do Not Stuff

1 2

DY

PR5125

DY

1 2

PR5114

Do Not Stuff

1 2

Do Not Stuff

5V_S5

4

PWR_0D6V_S3EN

PWR_0D6V_S5EN

PR5118

Do Not Stuff

PWR_0D6V_VCNTL

12

PC5121

SC1U10V2KX-1GP

12

PC5123

PC5123 SCD1U16V2KX-3GP

SCD1U16V2KX-3GP

12

PC5119

DY

12

PC5120

Do Not Stuff

DY

SC10U6D3V3MX-GP

11

PU5102

6

VTTSEN

VTTREF

7

S3

8

GND

9

S5

10

VCNTL

APL5338XAI-TRG-GP

74.05338.079

2nd source:

74.02997.B79

20160712 modify by LAyout CIS

SIO_SLP_S3#[17,24,27,40]

SM_PGCNTL_R[5]

PWR_2D5V_PG[51,54]

EE needs check it!!

A A

5

Vinaﬁx.com

A

4 4

3 3

B

C

D

E

2 2

1 1

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

Title

Size Document Num ber Rev

A2

Date: Sheet of

A

B

C

D

Date: Sheet of

Taipei Hsie n 221, Taiwan, R.O. C.

DCDC-0D975V_VCCIO

Taos KBL-U

E

52 105Monday, Decemb er 26, 2016

X00

Vinaﬁx.com

5

Main Func = 1D0V

D D

DCBATOUT

Do Not Stuff

PWR_DCBATOUT_1D0V

PG5307

1 2

PG5308

1 2

PG5309

1 2

4

3

2

1D0V_PW R

PG5301

Do Not Stuff

1 2

PG5302

Do Not Stuff

1 2

PG5303

Do Not Stuff

1 2

PG5304

Do Not Stuff

1 2

PG5305

Do Not Stuff

1 2

PG5306

Do Not Stuff

1 2

PG5311

Do Not Stuff

1 2

PG5312

Do Not Stuff

1 2

1

1D0V_S5

AOZ2261 for 1D0V

C C

PC5302

SC4D7U25V5KX-L2-GP

PWR_DCBATOUT_1D0V

12

PC5308

SC10U25V5KX-L-GP

PR5305

12

PC5309

1 2

Do Not Stuff

1 2

Do Not Stuff

1 2

NON DS3

12

PC5307

SCD1U25V2KX-L-GP

B B

1D0V_S5_PWRGD[40]

SIO_SLP_SUS#[17,24,41,54]

3V_5V_POK[17,40,45,54]

A A

5

SC10U25V5KX-L-GP

PR5306

PR5308

Do Not Stuff

5V_S5

0401 RF add

12

FC5301

DY

PR5301

95K3R2F-GP

12

PR5303

100KR2F-L3-GP

PWR_1D0V_PG

20161024 0ohm to short pad

4

PU5301

21

VCC

5V_S5

DY

12

PR5307

PR5307 Do Not Stuff

Do Not Stuff

7

IN#7

8

IN#8

9

IN#9

6

TON

1

PGOOD

2

EN

3

PFM#

22

SS

AOZ2261QI-10-GP-U

Do Not Stuff

PWR_1D0V_TON

12

PWR_1D0V_PG PWR_1D0V_EN PWR_1D0V_PFM PWR_1D0V_SS

20160614 modify

12

PC5311

PC5311 SCD01U50V2KX-L-GP

SCD01U50V2KX-L-GP

PWR_1D0V_EN

20160629 change location name PC5312 to EC5312

12

EC5312

EC5312 SC1KP50V2KX-L-1-GP

SC1KP50V2KX-L-1-GP

LX#18 LX#17 LX#16 LX#11 LX#10

AGND PGND

PGND PGND PGND PGND

BST

FB

PWR_1D0V_PH

18 17 16 11 10

PWR_1D0V_BT

20

PWR_1D0V_VFB

5

4 19

14 13 12 15

MAG. 7*7*3 DCR: 9m~10mOhm Idc : 11 A , Isat : 22A

PL5301

PL5301 COIL-1UH-34-GP-U1

COIL-1UH-34-GP-U1

1 2

12

PC5304

PC5304 SCD1U25V2KX-L-GP

SCD1U25V2KX-L-GP

PR5302

2K55R2F-GP

PR5304

10KR2F-2-GP

PG5310

PG5310 Do Not Stuff

Do Not Stuff

1 2

PWR_1D0V_VFB_A

DY

12

R1

12

R2

PC5310

PC5310 Do Not Stuff

Do Not Stuff

Vo=0.8x(1+R1/R2)

12

PC5301

=0.8x(1+2.55/10) =1.004V

3

2

Design Current : 6.4A

12.8A<OCP>9.6A

1D0V_PW R

12

SC22U6D3V5MX-L3-GP

12

PC5305

PC5303

SC22U6D3V5MX-L3-GP

2.DIS

Title

DCDC-V1D00A

Size Document Number Rev

A3

Date: Sheet of

12

PC5306

SC22U6D3V5MX-L3-GP

Taos KBL-U

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

53 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

4

3

2

1

APL5930 for DDR4_VPP

1230 change P_5V_A to 5V_S5

0401 RF add

D D

5V_S5

3D3V_S5

1230 change VPP_EN to SIO_SLP_S4# change PWRGD_VPP to PWR_2D5V_PG

SIO_SLP_S4#[17,24,40]

NEED EE CHECK

C C

SC2D2U10V3KX-L-GP

20161024 0ohm to short pad

1 2

Do Not Stuff

0510 change pull high R

PC5406

PR5405

PR5405 Do Not Stuff

Do Not Stuff

PC5401

12

DY

12

FC5401Do Not StuffDYFC5401Do Not Stuff

DY

Do Not Stuff

3D3V_S5

12

20160627 change P/N to 074.09025.003D

VPP_EN_R

12

PR5407

DY

PR5415

PR5415 10KR2J-3-GP

10KR2J-3-GP

PU5402

PU5402 RT9025-25ZSP-2-GP

RT9025-25ZSP-2-GP

4

VDD

3

VIN

2

EN

1

PGOOD

074.09025.003D

NC#5

VOUT

ADJ GND GND

5 6 7 8 9

1230 change P_3.3V_A to 3D3V_S5

PC5403

SC10U6D3V3MX-GP

12

FC5402Do Not StuffDYFC5402Do Not Stuff

DY

PWR_2D5V_FB

SC10U6D3V3MX-GP

12

Vout

Design Current=0.7A

PWR_2D5V

12

PR5403

21K5R2F-GP

R1

12

PR5404

PR5404 10KR2F-2-GP

10KR2F-2-GP

DY

1 2

PC5405

R2

Do Not Stuff

SET

VOUT=(1+R1/R2)*0.8

12

PC5404

SC10U6D3V3MX-GP

12

PC5402

SC10U6D3V3MX-GP

PWR_2D5V

PG5404

1 2

Do Not Stuff

PG5405

1 2

Do Not Stuff

2D5V_S3

NEED EE CHECK

PWR_2D5V_PG[51]

PC5407

Do Not Stuff

12

PWR_1D8V_POK

5V_S5

12

RT9025 for 1D8V_S5

20160627 change P/N to 074.09025.003D

PU5401

PU5401 RT9025-25ZSP-2-GP

RT9025-25ZSP-2-GP

VDD VIN EN PGOOD

NC#5

VOUT

ADJ GND GND

DY

4 3 2 1

12

074.09025.003D

PC5411

Design Current = 454mA

1D8V_PW R

5 6 7 8 9

1.8V_RUN_FB

PR5410

PC5410

12

Do Not Stuff

12

Do Not Stuff

PR5411

PR5411 13KR2F-GP

13KR2F-GP

DY

16K5R2F-2-GP

12

0415 modify 13K3 to 13K follow vegas

PC5412

SC10U6D3V3MX-GP

20160621 DY by Edward

PC5409

Do Not Stuff

12

DY

1D8V_PW R

1 2

Do Not Stuff

1 2

Do Not Stuff

PG5401

PG5402

1D8V_S5

Vout=0.8V*(R1+R2)/R2

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

LDO-V1D5V&V1D8V

Size Document Number Rev

A3

Date: Sheet of

3

2

Date: Sheet of

Taos KBL-U

Taipei Hsien 221, Taiwan, R.O.C.

54 105Monday, December 26, 2016

1

X00

3D3V_S5

12

PC5408

SC10U6D3V3MX-GP

B B

PR5412

3V_5V_POK[17,40,45,53]

SIO_SLP_SUS#[17,24,41,53]

A A

5

1D8V_S5_PWROK[40]

1 2

NON DS3

Do Not Stuff

[#544669 Rev0.53]

PR5413

1 2

Do Not Stuff

20161024 0ohm to short pad

PR5408

Do Not Stuff

PH at Page40

PR5414

1 2

Do Not Stuff

4

SC2D2U10V3KX-L-GP

PWR_1D8V_EN

12

DY

3D3V_S5

PR5409

DY

Vinaﬁx.com

Main Func = LCD Main Func = CAM

LCD1

41

1

42

2 3 4 5 6 7 8 9

43

44 45

STAR-CON 40-GP

20.F2248.040

10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

D D

C C

B B

5

DCBATOUT _LCD

Trace width = 80mil

DBC_EN_R EDP_HPD_C ONN LCD_TST_C eDP_AUX_CON _P eDP_AUX_CON _N

eDP_TX_CON _N0 eDP_TX_CON _P0

eDP_TX_CON _N1 eDP_TX_CON _P1

LCD_BRIGHTN ESS BLON_OUT_C PANEL_SIZE_ID_CON N LCD_MIC_CBL_D ET#_R

DMIC_CLK_EDP DMIC_DATA_ED P

USB_CAMERA_ PN4 USB_CAMERA_ PP4

3D3V_CAMERA_ S0

USB_CON_PN 7 USB_CON_PP 7

TP_RS TP_RESET

TPAN_VDD

C5538 SCD1U16V 2KX-3GPC5538 SCD1U16V2K X-3GP

12

1 2

Do Not Stuff

MIC_GND

eDP_TX_CPU _N0[8]

eDP_TX_CPU _P0[8]

eDP_AUX_CPU _N[8]

eDP_AUX_CPU _P[8]

Brightness

LCDVDD

LCD_VCC_T EST_EN[24,96]

LCDVDD_LC D

C5536

12

20160822 DY to stuff 0.1u to 470P by RF

FC5501

SC470P50V2KX-L-GP

WWAN

1 2

SC1U10V2KX-1GP

R5539

LCD_MIC_CBL_D ET# [20]

Camera

Touch Panel

Layout Note: Colse to LCD1.

R5531 Do Not StuffR5531 Do No t Stuff

1 2

MIC_GND

eDP_TX_CPU _N1[8] eDP_TX_CPU _P1[8]

L_BKLT_CTRL[8]

EDP_VDD_EN[8]

BAT54C-7-F- 3-GP

75.00054.E7D

2nd = 83.R2003.W81

2nd = 83.R2003.W81 3rd = 75.00054.A7D

3rd = 75.00054.A7D 4th = 83.R2003.V81

4th = 83.R2003.V81

Layout Note:

Trace width = 80mil

LCDVDD_LC D

EE note: Never change R5211 to short pad after MP

20161024 0ohm to short pad 20161108 short pad to 0 ohm

DBC_EN_R

eDP_AUX_CON _P eDP_AUX_CON _N

LCD

eDP_TX_CON _N0 eDP_TX_CON _P0

eDP_TX_CON _N1 eDP_TX_CON _P1

PU/PD FOR AUX CHANNEL

SKL PDG (#543016): Recommends having a pull-up resistor of 100 kΩ for AUXN and a pull-down resistor of 100 kΩ for AUXP between the AC capacitor and the connector, to assist source detection by the sink device.

C5508 SCD1U16V2KX-3GPC55 08 SCD1U16V2KX-3GP

1 2

C5532 SCD1U16V2KX-3GPC55 32 SCD1U16V2KX-3GP

1 2

C5534 SCD1U16V2KX-3GPC55 34 SCD1U16V2KX-3GP

1 2

C5537 SCD1U16V2KX-3GPC55 37 SCD1U16V2KX-3GP

1 2

C5533 SCD1U16V2KX-3GPC55 33 SCD1U16V2KX-3GP

1 2

C5531 SCD1U16V2KX-3GPC55 31 SCD1U16V2KX-3GP

1 2

R5530 Do Not StuffR5530 Do Not Stuff

1 2

D5502

1

3

2

1 2

R5506

R5506 100KR2J-1-GP

100KR2J-1-GP

R5523

1 2

0R5J-5-GP

eDP_AUX_CON _P eDP_AUX_CON _N

LCD_TST_C LCD_BRIGHTN ESS BLON_OUT_C

EDP_HPD_C ONN

eDP_TX_CON _N0 eDP_TX_CON _P0

eDP_TX_CON _N1 eDP_TX_CON _P1

eDP_AUX_CON _N eDP_AUX_CON _P

eDP_BKLT_CTR L

LCDVDD_EN

LCDVDD

4

LCDVDD

R5518

1 2

100R2J-2-GP

1 2

DY

1 2

DY

1 2

DY

1 2

DY

1 2

DY

1 2

DY

C5502Do Not Stuff

C5502Do Not Stuff C5503Do Not Stuff

C5503Do Not Stuff C5504Do Not Stuff

C5504Do Not Stuff C5506Do Not Stuff

C5506Do Not Stuff C5507Do Not Stuff

C5507Do Not Stuff C5509Do Not Stuff

C5509Do Not Stuff

SRN100J-4-G P

DBC_PANEL_E N [20]

Layout Note: Colse to LCD1

PANEL_SIZE_ID_CON N

R5528 D o Not Stuff

1 2

R5529 D o Not Stuff

1 2

RN5502

1

8

2

7

3

6

4 5

SRN100KJ-5-G P

RN5503

1

8

2

7

3

6

4 5

U5501

1

EN

2

GND

3

VOUT

RT9724GB-GP

74.09724.09F

INVERTER POWER

DY

DY DY

DY

BLON_OUT_C

EDP_HPD

BKLT_CTRL

LCD_TST [24]

BKLT_CTRL

BLON_OUT [24]

12

R5522

Do Not StuffDYR5522

Do Not Stuff

DY

TPAN_VDD_F

EE note: Never change R5232 to short pad after MP Reserved for one time fuse: 69.43001.201

3D3V_S0

5

VIN#5

4

VIN#4

1 2

POLYSW-1D1 A24V-GP-U

69.50007.A31

For ESD

R5525

1 2

DY

Do Not Stuff

20140815 david

3D3V_S0

EDP_HPD [8]

5V_S03D3V_S0

R5527

R5527 Do Not Stuff

Do Not Stuff

1 2

R5520 0R3J-0-U- GPR5520 0R3J- 0-U-GP

12

C5505

C5505 SC4D7U6D3V 3KX-GP

SC4D7U6D3V 3KX-GP

F5503

R5524 Do N ot Stuff

800mA

12

FC5502Do Not S tuffDYFC5502Do Not S tuff

DY

3D3V_S0

12

R5521

R5521 10KR2J-3-GP

10KR2J-3-GP

PANEL_SIZE_ID

For AUDIO Grade B or C selection.

12

R5526

R5526 Do Not Stuff

Do Not Stuff

DY

1 2

DY

D5503

1

3

3rd = 75.00054.A7D

3rd = 75.00054.A7D 4th = 83.R2003.V81

4th = 83.R2003.V81

1 2

LCD_TST

2

EC (BIST MODE)

BAT54C-7-F- 3-GP

75.00054.E7D

2nd = 83.R2003.W81

F5502

DY

Do Not Stuff

12

3

C5535

SCD1U50V3KX-GP

ESD A00

eDP_BKLT_CTR L

TPAN_VDD

DCBATOUT _LCDDC BATOUT

C5515

12

1 2

PANEL_SIZE_ID [20]

SC1KP50V2KX-1GP

DMIC_DATA_ED P DMIC_CLK_EDP

DY

EC5501

Do Not Stuff

Layout Note: Reduce the stubs.

USB_CAMERA_ PP4

USB_CAMERA_ PN4

Main Func = TS

RN5504

2 3 1

4

SRN33J-5-G P-U

12

DY

EC5502

Do Not Stuff

20160615 stuff EL5501 DY R5508 and R5509 by EMI

EL5501

3 4

FILTER-4P-137-G P-U

68.01012.20B

DCBATOUT _CAMERA

IR_CAMERA_DET #

Do Not Stuff

EC5504

12

DY

Fo EMI reserved

Touch Panel

20160629 merge R5537 R5538 to RN5501

TP_RS

12

DY

C5541

C5541 Do Not Stuff

Do Not Stuff

TP_RESET

12

DY

C5540

C5540 Do Not Stuff

Do Not Stuff

20161212 R5535 change 0 ohm to short pad

USB_CON_PN7

20161212 A00 remvoe EL5502

USB_CON_PP 7

2

DMIC_DATA [27] DMIC_CLK [27]

USB_CPU_PP4 [16]

12

USB_CPU_PN 4 [16]

IRCCD1

4

R5535

1 2

Do Not Stuff

R5536

1 2

Do Not Stuff

PEN_CABLE_DET#

ACES-CON 6-19-GP-U

20.F1550.006

TOUCH_PAN EL_INTR# [4,24] PLT_RST# [17,24,31,61,62,68,76,91]

EC5505

EC5505 Do Not Stuff

Do Not Stuff

RN5501

1 2 3

SRN100J-3-G P

20161212 R5535 change 0 ohm to short pad

1

EE note: Never change R5229 to short pad after MP

3D3V_CAMERA_ S03D3V_S0

12

FC5503

SC470P50V2KX-L-GP

WWAN

20161213 R5501 change short pad to 0 ohm

R5501

1 2

0R3J-0-U-G P

12

C5516

C5516 SC1KP50V2KX-1G P

SC1KP50V2KX-1G P

1 2

DY

D5501

RB551V30-GP

USB_CON_PP 7

6

5

USB_CAMERA_ PP4

PEN_SW#

PEN_DET#

PEN_LED#3

NC#5

GND GND GND

20160822 change EC to FC ,DY to stuff and 33p to 470P by RF

R5532

1 2

0R5J-5-GP

C5542

SCD1U50V3KX- GP

1 2 3

IR_CAMERA_DET #_R

4 5 6 7 8

USB_CON_PN 7

USB_CAMERA_ PN4

Layout note: close LVDS connector

USB_CPU_PN 7 [16]

USB_CPU_PP7 [16]

R5540

1 2

Do Not Stuff

K A

83.R5003.H8H

EL5503

1

2

DY

3 4

Do Not Stuff

12

C5539

C5539 SC4D7U6D3V 3KX-GP

SC4D7U6D3V 3KX-GP

DCBATOUTDCBATOUT _CAMERA

20161024 0ohm to short pad

IR_CAMERA_DET # [20]

TPAN_VDD

12

C5501

DY

Do Not Stuff

A A

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

Taos KBL-U

1

Taipei Hsie n 221, Taiwan, R.O. C.

55 105Monday, Decemb er 26, 2016

X00

Title

LCD&CAM&DMC&Touch

Size Document Num ber Rev

A2

Date: Sheet of

5

4

3

2

Date: Sheet of

Vinaﬁx.com

5

D D

C C

4

3

2

1

(Blanking)

B B

2.DIS

Wistron Corporation

A A

Title

CRT

Size Document Number Rev

A4

Date: Sheet of

5

4

3

Date: Sheet of

2

CRT

Taos KBL-U

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

56 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = HDMI

R5712

3

1

DDC_DATA_PH2

4

1

2 3

R5712

1 2

Do Not Stuff

R5714

1 2

Do Not Stuff

Do Not Stuff R5717

R5717

1 2

Do Not Stuff

R5718

1 2

Do Not Stuff

D5701

D5701 BAW56-9-GP

BAW56-9-GP

75.00056.07D

RN5702

RN5702 SRN2K2J-1-GP

SRN2K2J-1-GP

DDC_CLK_HDMI

SCD1U16V2KX-3GP

DDC_DATA_HDMI

ED5703

1 2 3 8

DY

4 5 6

Do Not Stuff

20160607 ER5701 ER5702 ER5703 ER5704 change 150ohm bridge R

12

ER5701

ER5701 150R2J-L1-GP-U

150R2J-L1-GP-U

HDMI_DATA2#_R_C

12

ER5702

ER5702 150R2J-L1-GP-U

150R2J-L1-GP-U

HDMI_DATA2_R_C

20160627 modify HDMI power solution

5V_S0

C5710

CPU_DP1_HPD[8]

10 9

7

12

DDC_CLK_HDMI DDC_DATA_HDMI HPD_HDMI_CON

D5702

OUT

3

IN

GND

AP2331SA-7-GP

074.02331.009B

84.T3904.H11

R5719

1 2

Do Not Stuff

2 1

HDMI_CLK#_R HDMI_CLK#_R_C

678

DY

4 5

HDMI_CLK#_R HDMI_CLK_R

HDMI_DATA0#_R

HDMI_DATA0_R

HDMI_DATA1#_R HDMI_DATA1_R

HDMI_DATA2#_R HDMI_DATA2_R

RN5701

RN5701 SRN470J-3-GP

SRN470J-3-GP

10 9

7

3D3V_S0

Q5702

5 6

2N7002KDW-GP

84.2N702.A3F

2nd = 84.2N702.E3F

3rd = 75.00601.07C

4th = 84.DMN66.03F

HDMI_DATA0#_R_C HDMI_DATA0_R_C HDMI_CLK_R_C HDMI_CLK#_R_C

HDMI_CLK_R HDMI_CLK_R_C

HDMI_DATA2#_R

HDMI_DATA2_R

5V_S0

2

DDC_CLK_PH1

34 2 1

3

C5701 SCD1U16V2KX-3GPC5701 SCD1U16V2KX-3GP

HDMI_CLK#[8] HDMI_CLK[8]

D D

C C

20160607 EC5701 EC5702 add don’t dummy

B B

HDMI_DATA0#[8] HDMI_DATA0[8]

HDMI_DATA1#[8] HDMI_DATA1[8]

HDMI_DATA2#[8] HDMI_DATA2[8]

5V_S0

R5710

1 2

DY

Do Not Stuff

20160627 modify HDMI power solution

20160615 stuff by EMI 20160623 modify 75.00524.A73 to 75.08808.073 20161018 change stuff to DY by EMI

EMI Request:

ED5701

1 2 3 8

DY

A A

4 5 6

Do Not Stuff

5

1 2

C5704 SCD1U16V2KX-3GPC5704 SCD1U16V2KX-3GP

1 2

C5709 SCD1U16V2KX-3GPC5709 SCD1U16V2KX-3GP

1 2

C5703 SCD1U16V2KX-3GPC5703 SCD1U16V2KX-3GP

1 2

C5706 SCD1U16V2KX-3GPC5706 SCD1U16V2KX-3GP

1 2

C5705 SCD1U16V2KX-3GPC5705 SCD1U16V2KX-3GP

1 2

C5707 SCD1U16V2KX-3GPC5707 SCD1U16V2KX-3GP

1 2

C5708 SCD1U16V2KX-3GPC5708 SCD1U16V2KX-3GP

1 2

RN5703

SRN470J-3-GP

Q5701

G

S

2N7002K-2-GP

84.2N702.J31

2ND = 84.2N702.031

3rd = 84.07002.I31

4th = 84.2N702.W31

20160824 EC5702 change 1500p to 1000p

EC5701

SC1U10V2KX-1GP

12

HDMI_DATA1#_R_C HDMI_DATA1_R_C HDMI_DATA2#_R_C HDMI_DATA2_R_C

12

10 9

7

SRN470J-3-GP

HDMI_PLL_GND

D

EC5702

EC5702 SC1KP50V2KX-1GP

SC1KP50V2KX-1GP

123

678

4 5

123

R5709

R5709 Do Not Stuff

Do Not Stuff

DY

1 2

CPU_DP1_CTRL_CLK[8]

CPU_DP1_CTRL_DATA[8]

ED5702

1 2 3 8

4 5 6

Do Not Stuff

4

5V_HDMI_S05V_HDMI_S0

Q5703

HDMI_HPD_E

2

HDMI_DATA0#_R

HDMI_DATA0_R

HDMI_DATA1#_R

HDMI_DATA1_R

SCD1U16V2KX-3GP

3D3V_S0

C

B

LMBT3904LT1G-GP

E

12

R5705

R5705 10KR2J-3-GP

10KR2J-3-GP

HDMI_DATA2_R_C

HDMI_DATA2#_R_C HDMI_DATA1_R_C

HDMI_DATA1#_R_C HDMI_DATA0_R_C

HDMI_DATA0#_R_C HDMI_CLK_R_C

HDMI_CLK#_R_C

DDC_CLK_HDMI

DDC_DATA_HDMI

C5702

HDMI_HPD_B

2.DIS

Title

Size Document Number Rev

Size Document Number Rev A3

A3

A3 Date: Sheet of

Date: Sheet of

R5715

1 2

Do Not Stuff

R5716

1 2

Do Not Stuff

Do Not Stuff R5713

R5713

1 2

Do Not Stuff

R5711

1 2

Do Not Stuff

12

R5707

R5707 150KR2F-L-GP

150KR2F-L-GP

HDMI

Monday, December 26, 2016

HPD_HDMI_CON

12

1 2

Taos KBL-U

HDMI_DATA0#_R_C

12

ER5703

ER5703 150R2J-L1-GP-U

150R2J-L1-GP-U

HDMI_DATA0_R_C

HDMI_DATA1#_R_C

12

ER5704

ER5704 150R2J-L1-GP-U

150R2J-L1-GP-U

HDMI_DATA1_R_C

HDMI CONN

HDMI1

22 20

1 2

3 4 5 6 7 8

9 10 11 12 13 14 15 16 17 18 19

21 23

SKT-HDMI23-92-GP

22.10296.981

2ND = 22.10296.961

3RD = 22.10296.A21

200KR2F-L-GP

200KR2F-L-GP R5706

R5706

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

57 105

1

X00

Vinaﬁx.com

5

D D

C C

4

3

2

1

B B

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

A A

Title

(Reserved)

Size Document Number Rev

A4

Date: Sheet of

5

4

3

2

Taos KBL-U

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

58 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

D D

C C

4

3

2

1

(Blanking)

B B

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

A A

Title

(Reserved)

Size Document Number Rev

A4

Date: Sheet of

5

4

3

2

Taos KBL-U

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

59 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = HDD

20160822 FC6003 FC6004 add by RF

E E

12

FC6003

SC470P50V2KX-L-GP

WWAN

D D

12

FC6002

DY

Do Not Stuff

20160720 change 78.10623.51L to 78.10610.5BL

5V_S0

80 mils

12

FC6001

DY

Do Not Stuff

20160720 change 78.10623.51L to 78.10610.5BL

3D3V_S0

100 mils

12

DY

C6002

Do Not Stuff

20161024 0ohm to short pad

DY

20161024 0ohm to short pad

1 2

Do Not Stuff

1 2

Do Not Stuff

12

C6010

C6011

Do Not Stuff

DY

12

R6009

R6008

C6001

1 2

Do Not Stuff

R6006

Do Not Stuff

12

C6008

12

C6014

C6013

SC4D7U6D3V3KX-GP

Close to HDD1

3D3V_S0

C C

SC1U10V2KX-1GP

12

C6009

SC4D7U6D3V3KX-GP

3D3V_mSATA_S0

12

C6012

SCD1U16V2KX-3GP

SC4D7U6D3V3KX-GP

C5622

SC1U10V2KX-1GP

C5622

SC1U10V2KX-1GP

C5623

12

5V_HDD_S0

20160822 FC6003 FC6004 add by RF

12

C6007

FC6004

SCD1U16V2KX-3GP

SC470P50V2KX-L-GP

WWAN

SATA_TX_R_N0 SATA_RX_R_N0

SATA_RX_R_P0

HDD_DET#[20]

Do Not Stuff

HDD_DEVSLP[16]

12

FC6005

Do Not Stuff

DY

20161104 RF add reserve

C5621

SC1U10V2KX-1GP

C5621

SC1U10V2KX-1GP

12

EC6001

12

DY

R6007

1 2

Do Not Stuff

20161024 0ohm to short pad

SATA HDD Connector

HDD1

31 32

33

34 35

STAR-CON30-9-GP

020.F0500.0030

1 2 1 2

SATA_TX_CON_P0SATA_TX_R_P0

C6006SCD01U50V2KX-1GP C6006SCD01U50V2KX-1GP

SATA_TX_CON_N0

C6005SCD01U50V2KX-1GP C6005SCD01U50V2KX-1GP

SATA_RX_CON_N0

C6004SCD01U50V2KX-1GP C6004SCD01U50V2KX-1GP

SATA_RX_CON_P0

C6003SCD01U50V2KX-1GP C6003SCD01U50V2KX-1GP

FFS_INT2_Q[67]

5V_HDD_S0

HDD_DEVSLP_RHDD_DEVSLP_R

3D3V_mSATA_S0

HDD_DET#

1 2

3 4 5 6 7 8

9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

5V_HDD_S0

SATA_TX_CON_P0 SATA_TX_CON_N0

SATA_RX_CON_N0 SATA_RX_CON_N0 SATA_RX_CON_P0

1

AFTP5601 Do Not StuffAFTP5601 Do Not Stuff

ED6001

1

LINE_1

2 3 4 5

NC#10

LINE_2

NC#9

DY

GND

LINE_3

NC#7

LINE_4

NC#6

Do Not Stuff

Layout Note: Place near HDD1

10 9 8 7 6

SATA_TX_CON_P0 SATA_TX_CON_N0

SATA_RX_CON_P0

HDD Re-driver

U5601

20160802 R5613 stuff and R5612 DY by SIV

3D3V_S0

SATA_TX_CPU_P0[16] SATA_TX_CPU_N0[16]

R5612

DY

Do Not Stuff

B B

A A

1 2

R5613

R5613 10KR2J-3-GP

10KR2J-3-GP

1 2

3D3V_S0

R5614

Do Not Stuff

DY

1 2

R5615

R5615 10KR2F-2-GP

10KR2F-2-GP

5

From PCH (PCH TX)

C5617 SCD01U50V2KX-1GPC5617 SCD01U50V2KX-1GP

1 2 1 2

C5618 SCD01U50V2KX-1GPC5618 SCD01U50V2KX-1GP

From HDD connector (PCH RX)

3D3V_S0

R5619

Do Not Stuff

R5618

4K7R2J-2-GP

DY

12

Do Not Stuff

4K7R2J-2-GP

SATA_TX_CPU_P0_R

SATA_RX_R_P0 SATA_RX_R_N0

SATA_DE1_HDD SATA_DE2_HDD

3D3V_S0

R5617

DY

R5616

12

HDD_DEW 1 HDD_DEW 2

U5601

10 20

1

2 11 12

9

8 16

6

SN75LVCP601RTJR-GP

4

TX1P

VCC

TX1N

VCC

TX2P

TX2N RX1P RX1N RX2P RX2N

DE1 DE2

DEW1 DEW2

71.75601.003

EQ1 EQ2

GND GND GND GND

EN

SATA_TX_R_P0

15

SATA_TX_R_N0

14

SATA_RX_CPU_P0_R

5

SATA_RX_CPU_N0_R

4

SATA_EQ1_HDDSATA_TX_CPU_N0_R

17

SATA_EQ2_HDD

19 7

3 13 18 21

3D3V_S0

To HDD connector (PCH TX)

C5619 SCD01U50V2KX-1GPC5619 SCD01U50V2KX-1GP

1 2 1 2

C5620 SCD01U50V2KX-1GPC5620 SCD01U50V2KX-1GP

3D3V_S0

R5608

R5608 Do Not Stuff

Do Not Stuff

DY

1 2

R5609

R5609 10KR2J-3-GP

10KR2J-3-GP

1 2

20160802 DY by SIV

3

SATA_RX_CPU_P0 [16] SATA_RX_CPU_N0 [16]

3D3V_S0

R5610

R5610 Do Not Stuff

Do Not Stuff

DY

1 2

R5611

R5611 Do Not Stuff

Do Not Stuff

DY

1 2

To PCH (PCH RX)

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

Size Document Number Rev

Size Document Number Rev A3

A3

Monday, December 26, 2016

Date: Sheet of

2

Date: Sheet of

SATA HDD

Taos KBL-U

Taipei Hsien 221, Taiwan, R.O.C.

60 105

1

X00

Vinaﬁx.com

5

Main Func = WLAN

4

3

2

1

3D3V_AUX_S5

D D

AUX_EN_WOW L[17,96]

C C

20160822 change 0 ohm to diode follow k13

BLUETOOTH_EN[20]

20160617 follow Keystone by Keystone & Taos DTC planning

B B

SUS_CLK_WLAN_WWAN[18,62]

1 2

20161024 0ohm to short pad

PCIE_WLAN_WAKE# PCIE_WLAN_WAKE#_R

WIFI_RF_EN[15,17]

PLT_RST#[17,24,31,55,62,68,76,91]

CL_CLK[18] CL_DATA[18]

CL_RST#[18]

100KR2J-1-GP

R6104

3.3V_WLAN_EN

Do Not Stuff

3160 does not support C-Link

12

R6102

Do Not Stuff

20161024 0ohm to short pad

TP6103Do Not Stuff TP6103Do Not Stuff

R6116 Do Not StuffR6116 Do Not Stuff

R6117 Do Not Stuff

R6117 Do Not Stuff TP6102Do Not Stuff TP6102Do Not Stuff

R6109 Do Not Stuff

R6109 Do Not Stuff R6119 Do Not Stuff

R6119 Do Not Stuff R6108 Do Not Stuff

R6108 Do Not Stuff

330KR2J-L1-GP

3.3V_WLAN_ENABLE#

5

6

123 4

12

R6101

DY

R6121

1 2

Do Not Stuff

20160815 change 0 ohm to diode follow k13

1 K A K A

1 2 1 2

DY

1

1 2

DY

1 2

DY

1 2

DY

Reserved for NGFF Debug Card

HOST_DEBUG_TX[24]

EE Note: For NFGG Debug Card: Stuff Ra, Rb; DY Rc.

3D3V_S5

1 2

Rb

R6118

DY

R6115

DY

Ra

3D3V_S5_WLAN

Do Not Stuff

E51_TX1

DCBATOUT

12

R6103

Q6101

Q6101 2N7002KDW-GP

2N7002KDW-GP

84.2N702.A3F

2nd = 75.00601.07C

E51_RX2 WLAN_DISABLE#1

D6101RB751V-40H-GP D6101RB751V-40H-GP

BLUETOOTH_EN_NGFF

D6102RB751V-40H-GP D6102RB751V-40H-GP

SUSCLK_WLAN E51_RX1

E51_TX1

3D3V_S5

3.3V_WLAN_ENABLE

12

C6113

SC2200P50V2KX-2GP

AO6402A MAX 7A Rds(on) = 27~40m Ohm |VGS|max=20V

20161012 C6113 change 4700P to 2200P

3D3V_S5_WLAN

NP2

76 74 72 70 68 66 64 62 60 58 56 54 52 50 48 46 44 42 40 38 36 34 32 30 28 26 24 22 20 18 16

6 4 2

3D3V_S5_WLAN

PLT_RST_NGFF#

CL_CLK_R CL_DATA_R CL_RST#_R

3D3V_S5_WLAN

U6101

D

1 2 3 4

WLAN1

NP2 76

3_3V 3_3V PEWAKE1#_0/3_3V CLKREQ1#_0/3_3V PERST1#_0/3_3V RESERVED#64 ALERT_0/3_3 I2C_CLK_0/3_3 I2C_DATA_0/3_3 W_DISABLE#1_0/3_3V RESERVED/W_DISABLE#2_0/3_3V PERST0#_0/3_3V SUSCLK/32KHZ_0/3_3V COEX1_0/1_8V COEX2_0/1_8V COEX3_0/1_8V CLINK_CLK CLINK_DATA CLINK_RESET GND DP_ML0P DP_ML0N GND DP_ML1P DP_ML1N GND DP_AUXP DP_AUXN GND LED#2

LED#1 3_3V 3_3V

SKT-MINI67P-12-GP-U

062.10007.0081

2ND = 62.10043.S31

3RD = 62.10043.N61

D

D G

G

AO6402A-GP

84.06402.B3D

2ND = 84.P2703.03D

3rd = 84.03456.D3D

6

D

5

S

Module Key

NGFF_KEY_A 75P

20160621 DY

C6110

12

DY

3.3V

C6111

Do Not StuffDYC6111

Do Not Stuff

Do Not StuffDYC6110

Do Not Stuff

12

DY

REFCLKN1

REFCLKP1

PEWAKE0#_0/3_3V

CLKREQ0#_0/3_3V

REFCLKN0

REFCLKP0

DP_HPD_0/3_3V

DP_MLDIR

C6112

12

NP1

GND

GND PETN1 PETP1

GND PERN1 PERP1

GND

GND PETN0 PETP0

GND PERN0 PERP0

GND

DP_ML2P DP_ML2N

GND

DP_ML3P DP_ML3N

GND

USB_D-

USB_D+

GND

C6108

Do Not StuffDYC6108

SCD1U16V2KX-3GP

C6107

SC10U6D3V3MX-GP

12

NP1 77

77

75 73 71 69 67 65 63 61 59 57 55 53 51 49 47 45 43 41 39 37 35 33 31 29 27 25 23 21 19 17

7 5 3 1

Do Not Stuff

12

DY

WLAN_CLKREQ_WLAN#

USB_CON_PN6 USB_CON_PP6

SCD1U16V2KX-3GP

C6109

12

FC6101Do Not StuffDYFC6101Do Not Stuff

DY

20161212 A00 remvoe TR6101

20161024 0ohm to short pad

R6112

1 2

Do Not Stuff

PEG_CLK1_CPU# [18] PEG_CLK1_CPU [18]

PCIE_TX_CON_N6 [16] PCIE_TX_CON_P6 [16]

20161212 R3605 change 0 ohm to short pad

USB_CON_PP6

20161212 R3605 change 0 ohm to short pad

USB_CON_PN6

PCIE_WLAN_WAKE# [17,62]

CLKREQ_PCIE#1 [18]

EMI request

PCIE_RX_CPU_N6 [16] PCIE_RX_CPU_P6 [16]

R6111

1 2

Do Not Stuff

R6110

1 2

Do Not Stuff

PEG_CLK1_CPU#

EC6102

Do Not StuffDYEC6102

Do Not Stuff

12

DY

USB_CPU_PP6 [16]

USB_CPU_PN6 [16]

PEG_CLK1_CPU

EC6103

Do Not StuffDYEC6103

Do Not Stuff

12

A A

Support: Intel Dual Band Wireless-AC 3160

Do Not Stuff

Do Not Stuff Do Not Stuff

Do Not Stuff

5

AFTP5801Do Not Stuff AFTP5801Do Not Stuff AFTP5802Do Not Stuff AFTP5802Do Not Stuff AFTP5803

AFTP5803 AFTP5804

AFTP5804 AFTP5805

AFTP5805 AFTP5806

AFTP5806 AFTP5807

AFTP5807

3D3V_S5_WLAN

1

WLAN_CLKREQ_WLAN#

1

WLAN_DISABLE#1

1

BLUETOOTH_EN_NGFF

1

PLT_RST_NGFF#

1

USB_CON_PN6

1

USB_CON_PP6

1

4

3

2

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

NGFF_WLAN CONN

Size Document Number Rev

Date: Sheet of

NGFF_WLAN CONN

A3

Taos KBL-U

Taipei Hsien 221, Taiwan, R.O.C.

61 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

A

B

C

D

E

SSID = WIRELESS

NGFF(WWAN/SSD)

3D3V_AUX_S5

3D3V_S5_WW AN 3D3V_S5_WW AN

4 4

EV

3 3

2 2

Layout note:mSATA reserve TVS close WWAN connector

USB_WWAN_PN8[16]

20160811 stuff R6227 and change 1M to 10K

R6227 10KR2J-3-GP

1 2

WWAN

R6209 Do Not Stuff

1 2

DY

20160811 remove R6231

MCARD_W WAN_PW REN[96]

3D3V_S5_WW AN WWAN_PW R_OFF# WWAN_RADIO_DIS#_D

HW_GPS_DISABLE2#_D CLKREQ_PCIE#5

SUSCLK_NGFF_C

NGFF_W AKE#

NGFF_mSATA_DEVSLP

NGFF_CONFIG_0 NGFF_CONFIG_1 NGFF_CONFIG_2

WWAN_PERST#

1 1 1

1 1

1

1 1 1 1 1

20161212 R6222 change 0 ohm to short pad

UIM_DET# NGFF_DEVSLP1

R6212

1 2

Do Not Stuff

20161024 0ohm to short pad

AFTP6252AFTP6252 AFTP6256AFTP6256 AFTP6259AFTP6259

AFTP6266AFTP6266 AFTP6257AFTP6257

AFTP6255AFTP6255

AFTP6249AFTP6249

AFTP6209AFTP6209

AFTP6258AFTP6258 AFTP6253AFTP6253 AFTP6260AFTP6260 AFTP6254AFTP6254 AFTP6204AFTP6204

R6222

1 2

Do Not Stuff

R6211

100KR2J-1-GP

WWAN

UIM_DET# [63]

3.3V_WWAN_ENABLE#

5

6

WWAN

84.2N702.A3F

2nd = 084.27002.003F

3rd = 84.2N702.E3F

WWAN_PW R_EN_D

20161212 R6207 R6205 change 0 ohm to short pad

20160818 0 ohm change 0.1u CAP follow K13

20161212 R6221 R6226 change 0 ohm to short pad

PETP0/SATA_A+ PETP0/SATA_A+ PETN0/SATA_A- PETN0/SATA_A-

PERN0/SATA_B- PERN0/SATA_BPERP0/SATA_B+ PERP0/SATA_B+NGFF_CONFIG_3

USB_WWAN_N_R

WWAN

123 4

R6224

100KR2J-1-GP

CLK_PCIE_P5_WWAN[18] CLK_PCIE_N5_WWAN#[18]

SATA_TP1/PETP6_L0[16]

SATA_TN1/PETN6_L0[16]

SATA_RN1/PERN6_L0[16]

SATA_RP1/PERP6_L0[16]

USB30_TX_CPU_P2[16] USB30_TX_CPU_N2[16]

USB30_RX_CPU_P2[16] USB30_RX_CPU_N2[16]

ED6201

1

LINE_1

2

LINE_2

3

DY

GND

4

LINE_3

5

LINE_4

Do Not Stuff

2nd = 75.00107.073

12

WWAN

NC#10

NC#9

GND NC#7 NC#6

10 9 8 7 6

DCBATOUT

12

Q6201

Q6201 2N7002KDW-GP

2N7002KDW-GP

12

330KR2J-L1-GP

WWAN

3.3V_WWAN_ENABLE

20161013 add config2.3 to detect different SSD vendor

C6204 SCD1U16V2KX-3GP

C6204 SCD1U16V2KX-3GP C6205 SCD1U16V2KX-3GP

C6205 SCD1U16V2KX-3GP

R6207 Do Not StuffR6207 Do Not Stuff R6205 Do Not StuffR6205 Do Not Stuff

C6207 SCD1U16V2KX-3GP

C6207 SCD1U16V2KX-3GP C6208 SCD1U16V2KX-3GP

C6208 SCD1U16V2KX-3GP

R6221 Do Not StuffR6221 Do Not Stuff R6226 Do Not StuffR6226 Do Not Stuff

20161013 add config2.3 to detect different SSD vendor

3D3V_S5

R6220

12

C6206

SC2200P50V2KX-2GP

WWAN

20161012 C6206 change 4700P to 2200P

NGFF_CONFIG_2[24]

NGFF_CONFIG_1[96]

1 2

WWAN

1 2

WWAN

1 2 1 2

WWAN_USB3

1 2 1 2

NGFF_CONFIG_0[96]

NGFF_CONFIG_3[24]

AO6402A MAX 7A Rds(on) = 27~40m Ohm

TC6204TC6204

WWAN_USB3

U6201

D

1 2 3 4

D

G

S

G

S

WWAN

AO6402A-GP

84.06402.B3D

2ND = 84.P2703.03D

3rd = 84.03456.D3D

WWAN_RESET#

1

PETP0/SATA_A+ PETN0/SATA_A-

PERN0/SATA_BPERP0/SATA_B+

USB3_TXP3_R USB3_TXN3_R

USB3_RXP3_R USB3_RXN3_R

USB_WWAN_N_R USB_WWAN_P_R

3D3V_S5_WW AN

6 5

2750 mA

Place near WWAN CONN

Follow M.2 Spec

WWAN1

77

75 73 71 69 67 65 63 61 59 57 55 53 51 49 47 45 43 41 39 37 35 33 31 29 27 25 23 21

11

9 7 5 3 1

NP2

2ND = 062.10003.0121

CONFIG2

USB3_0_IND GND GND

CONFIG1

PEDET RESET# ANTCTL3 ANTCTL2 ANTCTL1 ANTCTL0 GND REFCLKP REFCLKN GND PERP0/SATA_A+ PERN0/SATA_AGND PETP0/SATA_BPETN0/SATA_B+ GND PERP1/USB3_0_RX+/SSIC_RXP PERN1/USB3_0_RX-/SSIC_RXN GND PETP1/USB3_0_TX+/SSIC_TXP PETN1/USB3_0_TX-/SSIC_TXN GND RESERVED#25 RESERVED#23 WWAN/SSD_IND

GND USB_DUSB_D+ GND GND PRESENCE_IND

NP2

NGFF_KEY_B 75P

SKT-MINI67P-GP-U1

TC6201

ST220U6D3VBM-3-GP

TC6201

ST220U6D3VBM-3-GP

12

WWAN

77.C2271.45L

2ND = 77.22271.33L

77.C2271.45L

2ND = 77.22271.33L

3_3VAUX 3_3VAUX 3_3VAUX

SUSCLK_32KHZ

SIM_DETECT

PEWAKE#

WWAN

DPR W_DISABLE#2 WAKE_ON_WAN# CONFIG0

FULL_CARD_POWER_OFF#

CONFIG3

CLKREQ#

PERST#

DEVSLP

UIM_PWR

UIM_DATA

UIM_CLK

UIM_RESET

UIM_RFU

NC NC NC

LED#1/DAS/DSS#

W_DISABLE#1

3_3VAUX 3_3VAUX

62.10043.I71

EV ME

C6201

COEX1 COEX2 COEX3

NC#58 NC#56

GNSS4 GNSS3 GNSS2 GNSS1 GNSS0

AUDIO3 AUDIO2 AUDIO1 AUDIO0

NP1

SCD1U16V2KX-3GP

WWAN

76

12

76 74

72 70 68 66 64 62 60 58 56 54 52 50 48 46 44 42 40 38 36 34 32 30 28 26 24 22 20

10 8 6 4 2

NP1

C6203

SCD1U16V2KX-3GP

C6203

SCD1U16V2KX-3GP

C6202

SCD1U16V2KX-3GP

C6202

SCD1U16V2KX-3GP

12

WWAN

SUSCLK_NGFF_C

NGFF_W AKE# WWAN_PERST#

NGFF_mSATA_DEVSLP UIM_PWR UIM_DATA_R UIM_CLK_R UIM_RESET_R UIM_RFU HW_GPS_DISABLE2#_D

WWAN_RADIO_DIS#_D

WWAN_PW R_OFF#

Taos DVT1

12

FC6201Do Not StuffDYFC6201Do Not Stuff

DY

CLKREQ_PCIE#5 NGFF_CONFIG_0 NGFF_CONFIG_1 NGFF_CONFIG_2 NGFF_CONFIG_3

20161013 add config2.3 to detect different SSD vendor

3D3V_S5_WW AN

D6201

83.R2004.G8F

RB751V-40H-GP

D6202

R6217

Do Not Stuff

20160617 follow Keystone by Keystone & Taos DTC planning

R6213 Do Not Stuff

1 2

DY

R6218 Do Not Stuff

1 2

DY

R6215 Do Not Stuff

1 2

DY

R6216 Do Not Stuff

1 2

DY

R6206 Do Not StuffR6206 Do Not Stuff

1 2

R6223 Do Not StuffR6223 Do Not Stuff

1 2

R6228 Do Not StuffR6228 Do Not Stuff

1 2

R6219 Do Not Stuff

1 2

DY

RB751V-40H-GP

KA

WWAN

NC on EM7355

KA

WWAN

1 2

3D3V_S5_WW AN

R6208 Do Not Stuff

1 2

R6201 100KR2J-1-GP

1 2

R6202 100KR2J-1-GP

1 2

R6203 100KR2J-1-GP

1 2

R6204 100KR2J-1-GP

1 2

Check M.2 WWAN Card

20161013 prevent wwan leakage

83.R2004.G8F

3D3V_S5_WW AN

DY

DY WWAN

WWAN WWAN

WWAN

SUS_CLK_WLAN_WWAN [18,61] UIM_DET [63]

PCIE_WLAN_WAKE# [17,61]

CLKREQ_PCIE#5 [18]

PLT_RST# [17,24,31,55,61,68,76,91]

NGFF_DEVSLP1 [16] UIM_PWR [63] UIM_DATA [63] UIM_CLK [63] UIM_RESET [63] UIM_VPP [63]

HW_GPS_DISABLE2# [24]

WWAN_RADIO_DIS# [96]

1 1

20161212 A00 remvoe TC6203

USB_WWAN_PP8[16]

20161212 R6210 change 0 ohm to short pad

A

R6210

1 2

Do Not Stuff

USB_WWAN_P_R

Taos DVT2

B

C

Taos MP

D

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

Size Document Number Rev

A3

Date: Sheet of

Taos KBL-U

Taipei Hsien 221, Taiwan, R.O.C.

Reserved

E

62 105Monday, December 26, 2016

X00

Vinaﬁx.com

5

SSID =WIRELESS

SIM1

1

VCC

2

RST

3

CLK

5

D D

WWAN

C C

UIM_PWR UIM_VPP UIM_RESET UIM_DET# UIM_DATA UIM_CLK

B B

20160714 DY

A A

GND

6

VPP

7

I/O

DSW1

DSW2

GND1

GND2

GND3

GND4

GND5

GND6

GND7

GND8

GND9

GND10

SIM 6P

SKT-SIMM6-33-GP-U

062.10008.0281

UIM_RESET

12

DY

EC6304

Do Not Stuff

5

UIM_PWR

UIM_RESET

UIM_CLK

UIM_VPP

UIM_DATA

DSW1

UIM_DET#

1

AFTP6310AFTP6310

1

AFTP6317AFTP6317

1

AFTP6315AFTP6315

1

AFTP6312AFTP6312

1

AFTP6309AFTP6309

1

AFTP6313AFTP6313

1

12

DY

EC6301

Do Not Stuff

Layout Close to SIM1 Connector

20160527 modify connector

AFTP6318AFTP6318

20160811 add

20160720 change D6301 to ED6301

ED6301

1 2 3 4

Do Not Stuff

2ND = 75.08902.07C

4

UIM_PWR [62]

UIM_RESET [62]

UIM_VPP [62]

UIM_DATA [62]

UIM_DET# [62]

C6306

DY

Do Not Stuff

1 2

UIM_CLK_C

R6301

Do Not Stuff

20161024 0ohm to short pad

1 2

Do Not Stuff

DY

4

DY

1 2

R6305

UIM_DET#_GUIM_DET#

UIM_VPP

6

UIM_PWR

5

UIM_DATAUIM_CLK

UIM_CLK [62]

Q6301

G

WWAN

S

2N7002K-2-GP

84.2N702.J31

2ND = 84.2N702.031

3rd = 84.07002.I31

0411 modify

12

WWAN

DY

EC6305

Do Not Stuff

D

DY

EC6302

SC1U10V2KX-1GP

3

20160811 DY

DSW1 UIM_DET_D

20160811 add 100K pull high

UIM_DET_D

20160714 DY

12

EC6303

3

R6304

1 2

Do Not Stuff

20161024 0ohm to short pad

20160726 change to EMI element

Do Not Stuff

2

R6302 Do Not Stuff

1 2

DY

R6303 100KR2J-1-GP

WWAN

1 2

C1 C2 C3 C4 C5 C6 C7 SW 8 PTH GND

UIM_DET [62]

9 10 11

2.DIS

Title

Size Document Number Rev

A4

Date: Sheet of

2

1

3D3V_S5_WWAN

62.10034.561 Micro SIM PinDefine VCC RST CLK Reserve GND VPP I/O SIM Card Detect

PTH GND PTH GND PTH GND

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

(Reserved)

Taos KBL-U

63 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = Power BTN

Power button

KBC_PWRBTN#_C

20160602 Change connector

PWR1

6 4 3 2

1 5

ACES-CON4-88-GP

020.K0005.0004

KBC_PWRBTN#_C

AFTP6102AFTP6102

1

G6402

G6401

Do Not Stuff

2 1

PWR_LED#_R

AFTP6101AFTP6101

1 2

R6403 100R2J-2-GPR6403 100R2J-2-GP

1

12

EC6404

EC6401

DY

Do Not Stuff

KBC_PWRBTN#[24]

D D

2 1

12

DY

ED6401

ED6401 Do Not Stuff

Do Not Stuff

PWRBTN

43

PWSW2

PWSW2 Do Not Stuff

Do Not Stuff

2nd = 62.40089.441

56

1 2

PWR_LED#_R

AFTP6105AFTP6105

1

Main Func = Battery LED

Q6406

CHG_AMBER_LED#[24]

MASK_BASE_LEDS# MASK_BASE_LEDS#

C C

1 2 3 4

2N7002KDW-GP

84.2N702.A3F

2nd = 84.2N702.E3F

3rd = 75.00601.07C

4th = 84.DMN66.03F

BATT_WHITE_LED#_M

Low actived from KBC GPIO

CHG_AMBER_LED#_M CHG_AMBER_LED_R#

6 5

R6405

1 2

BATT_WHITE_LED# [24]

Do Not Stuff

Low actived from KBC GPIO

1 2

Do Not Stuff

BATT_WHITE_LED_R#

R6404

Q6403

B

R1

LMUN2132LT1G-GP

084.02132.0031

Q6404

B

R1

LMUN2132LT1G-GP

084.02132.0031

5V_S5

R2

E C

DY

5V_S5

R2

E

WHITE_LED_BAT

C

DY

R6407

470R2J-2-GP

R6406

330R2J-3-GP

BAT_AMBERAMBER_LED_BAT

BAT_WHITE

BAT_AMBER [66] BAT_WHITE [66]

1 2

12

EC6402

Do Not Stuff

1 2

12

EC6403

Do Not Stuff

MASK_BASE_LEDS#

MASK_BASE_LEDS# [24]

Main Func = HDD LED

3D3V_S0

12

R6401

R6401 Do Not Stuff

Do Not Stuff

HWHDLED

B B

SATA#/BATT_LED_MUXCTL[96]

SATA_LED#_R[16]

HWHDLED

G

S

Q6401

3rd = 84.07002.I31

2ND = 084.27002.0A31

Do Not Stuff

HWHDLED

D

BATT_WHITE_LED#

Main Func = PWR LED

PWR LED LOW actived from KBC GPIO

Q6405

PWR_LED#_S[24]

MASK_BASE_LEDS#

A A

5

S

G

Q6407

Q6407 2N7002K-2-GP

2N7002K-2-GP

84.2N702.J31

2ND = 84.2N702.031

3rd = 84.07002.I31

4

D

PWR_LED#_B

Q6405

B

LMUN2132LT1G-GP

084.02132.0031

5V_S5

R2

E

R1

PWR_LED

C

R6409

1 2

330R2J-3-GP

3

PWR_LED#_R

PWR_LED

For EMI Reserved

EC6406 Do Not Stuff

1 2

DY

2

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

Size Document Number Rev

Size Document Number Rev C

C

Taos KBL-U

Monday, December 26, 2016

Date: Sheet of

Taipei Hsien 221, Taiwan, R.O.C.

LED Board&Power Button

64 105

1

X00

Vinaﬁx.com

5

Internal Keyboard Connector

AFTP6202AFTP6202

KB_DET#[20]

AFTP6221AFTP6221 AFTP6222AFTP6222 AFTP6230AFTP6230 AFTP6218AFTP6218 AFTP6214AFTP6214 AFTP6227AFTP6227

1 2

Do Not Stuff

AFTP6234AFTP6234 AFTP6228AFTP6228 AFTP6215AFTP6215 AFTP6224AFTP6224 AFTP6213AFTP6213 AFTP6223AFTP6223 AFTP6231AFTP6231 AFTP6208AFTP6208 AFTP6206AFTP6206 AFTP6226AFTP6226 AFTP6207AFTP6207 AFTP6233AFTP6233 AFTP6225AFTP6225 AFTP6229AFTP6229 AFTP6203AFTP6203 AFTP6216AFTP6216 AFTP6219AFTP6219 AFTP6220AFTP6220 AFTP6232AFTP6232

AFTP6201AFTP6201

CAP_LED_R#

D D

C C

KSI[0..7][24]

KSO[0..16][24]

CAP LED Control

LOW actived from KBC GPIO

CAP_LED#_S[24]

CAP_LED#_S

R6508

For EMI Reserved

EC6507 Do Not Stuff

1 2

DY

1

KSI7

1

KSI6

1

KSI4

1

KSI2

1

KSI5

1

KSI1

1

KSI3

1

KSI0

1

KSO5

1

KSO4

1

KSO7

1

KSO6

1

KSO8

1

KSO3

1

KSO1

1

KSO2

1

KSO0

1

KSO12

1

KSO16

1

KSO15

1

KSO13

1

KSO14

1

KSO9

1

KSO11

1

KSO10

1

CAP_LED

1

Q6502

R2

B

R1

LMUN2132LT1G- GP

084.02132.0031

E C

KB1

32 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10

9 8 7 6 5 4 3 2

1

31

ACES-CON 30-10-GP

5V_S5

AFTP6243AFTP6243

20.K0592.030

2nd = 20.K0621.030

2nd = 20.K0621.030 3rd = 20.K0565.030

3rd = 20.K0565.030

R6506

1 2

1KR2J-1-GP

1

Keyboard Backlight (Reserved)

EE Note: Never change to short pad after MP Reserve location for Fuse: 069.50001.0051 (POLYSW 0603/0.5A/6V)

5V_S0

1 2

KBBL

R6504 0R 3J-0-U-GP

KB_LED_BL_DET[19]

B B

KB Backlight Power Consumption: 285mA max.

BKLGT_PWM[24]

KBBL

12

C6501

SCD1U16V2KX- 3GP

R6503

1 2

KBBL

12

51KR2J-1-GP

R6507

R6507 100KR2J-1-GP

100KR2J-1-GP

DY

+5V_KB_BL

KB_LED_DET_C

KB_BL_CTRL#

12

C6502

DY

Do Not Stuff

DS

20160623 change 84.P8503.031 to 84.03404.D31

Q6501

Q6501 AO3404AL-GP

AO3404AL-GP

G

KBBL

12

R6505

R6505 Do Not Stuff

Do Not Stuff

84.03404.D31

KBLIT1

1 2

KBBL

3 4

PTWO-C ON4-17-GP

20.K0841.004

+5V_KB_BL KB_LED_DET_C KB_BL_CTRL#

5

6

1 1 1

CAP_LED

1

AFTP6245AFTP6245

AFTP6248AFTP6248 AFTP6246AFTP6246 AFTP6247AFTP6247

4

Main Func = TPADMain Func = KB

Support PTP

PS2

I2C

CAP_LEDCAP_LED_Q

0503 #561280 (PDG): reserve RN6505 pull up for I2C, modify

SMBUS

CLK_TP_SIO[24]

DAT_TP_SIO[24]

I2C0_SCL_TCH_P AD[20]

I2C0_SDA_TCH_ PAD[20]

TP_VDD

Do Not Stuff

1

23

RN6505

Do Not Stuff

DY

4

PCH_SMBCLK[12,13,18,66,67,99]

PCH_SMBDAT A[12,13,18,66,67,99]

Need to check with SW.

TP_VDD

1

23

4

EC6503

DY

I2C0_SCL_TCH_P AD

20140820 DAIVD

I2C0_SDA_TCH_ PAD

3

TP_EN#[24]

RN6504

SRN10KJ-5-G P

EC6501

12

DY

84.2N702.A3F

2nd = 84.2N702.E3F

3rd = 75.00601.07C

4th = 84.DMN66.03F

Do Not StuffDYEC6501

Do Not Stuff

EC6504

Do Not StuffDYEC6504

Do Not Stuff

12

DY

12

DY

1KR2J-1-GP

1KR2J-1-GP R6516

R6516

TP_ON#_GATE

1 2

3D3V_S0

SRN33J-5-G P-U

RN6503

1

4

2 3

R6518 Do Not Stuff

1 2

DY

R6519 Do Not Stuff

1 2

DY

EC6502

Do Not StuffDYEC6502

Do Not Stuff

12

5V_S0

R6512

R6512 Do Not Stuff

Do Not Stuff

1 2

Q6204_G

2N7002KDW -GP

1

6

2

5

3 4

Q6503

1 2

DY

1 2

DY

EC6505

Do Not StuffDYEC6505

Do Not Stuff

EC6506

Do Not StuffDYEC6506

Do Not Stuff

12

DY

3D3V_S0

Do Not Stuff

R6520

Q6504

Q6504 DMP2130L-7-GP

DMP2130L-7-GP

84.02130.031

2ND = 84.03413.A31

1 2

Do Not Stuff

TPCLK_C TPDATA_C

I2C1_SCL_R I2C1_SDA_R

R6515Do Not Stuff

R6515Do Not Stuff R6511Do Not Stuff

R6511Do Not Stuff

DY

1 2

C6503

SCD1U16V2KX- 3GP

1 2

G

R6517

DY

TP_VDD

I2C1_SCL_R

I2C1_SDA_R

I2C1_SCL_R I2C1_SDA_R

3D3V_S5

G

1

23

4

R6521

R6521 Do Not Stuff

Do Not Stuff

3D3V_TP_S5_R

1 2

S

D

0509 stuff Q6505 R6522 DY R6513

RN6502

RN6502 SRN2K2J-1-G P

SRN2K2J-1-G P

2

20160818 Merge R6514 R6509 to RN6501

TP_VDD

Precision Touch Pad Connector

SCD1U16V2KX- 3GP

12

DY

R6513

Do Not Stuff

INT_TP#[4,24] TP_LOCK#[24]

AFTP6235AFTP6235

20160818 Merge R6514 R6509 to RN6501

1

0509 stuff Q6505 R6522 DY R6513

TP_VDD Discharge Circuit

Q6505

AFTP6242AFTP6242

INT_TP#

TP_LOCK#

Q6505

G

S

2N7002K-2-GP

84.2N702.J31

2ND = 84.2N702.031

3rd = 84.07002.I31

4th = 84.2N702.W31

Pin number

8 7 6 5 4 3 2 1 CLK(PS2)

TP_ON#_GATE

TP_VDD

C6504

12

I2C1_SDA_R I2C1_SCL_R

TP_LOCK# TPDATA_C TPCLK_C

1

Need to check if it is Active High or Active Low and check if there is PH on TPAD side.

TP_VDD

20160729 add

TP_VDD TPCLK_C TPDATA_C I2C1_SCL_R I2C1_SDA_R INT_TP# TP_LOCK#

TPAD1

9 1

2 3 4 5 6 7 8

10

STAR-CON 8-2-GP

020.K0182.0008

RN6501

4

SRN10KJ-5-G P

23 1

AFTP6239AFTP6239

1

AFTP6238AFTP6238

1

AFTP6236AFTP6236

1

AFTP6237AFTP6237

1

AFTP6240AFTP6240

1

AFTP6241AFTP6241

1 1

Q6205_Q

D

Pin name VDD DAT(I2C) CLK(I2C) GND ATTN GPIO DAT(PS2)

TP_VDD

12

R6522

R6522 100R3J-4-GP

100R3J-4-GP

A A

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

Title

Size Document Num ber Rev

Size Document Num ber Rev A2

A2

Monday, Decemb er 26, 2016

Date: Sheet of

5

4

3

2

Date: Sheet of

Taipei Hsie n 221, Taiwan, R.O. C.

Key Board&Touch Pad

Taos KBL-U

1

65 105

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = IO Connector

VGA Connector

D D

IOBD4

17

5V_S0

3D3V_S0

PCH_DPC_N0[8]

PCH_DPC_P0[8]

PCH_DPC_N1[8]

PCH_DPC_P1[8]

PCH_DPC_AUXN[8]

PCH_DPC_AUXP[8]

PCH_SMBDATA[12,13,18,65,67,99] PCH_SMBCLK[12,13,18,65,67,99] CPU_DP2_HPD[8]

C C

1 2

3 4 5 6 7 8

9 10 11 12 13 14 15 16 18

HRS-CON16-2-GP

020.K0032.0016

USB3 (USB2.0) Cardreader (USB2.0)

USB_PN2_C[37] USB_PP2_C[37]

USB_PN5_C[33,37] USB_PP5_C[33,37]

SD_READ_MODE#[20]

I/O Board Connector

IOBD3

19

1 2

3 4 5 6 7 8 9

10

USB20_VCCA

3D3V_S0

11 12 13 14 15 16 17 18 20

ACES-CON18-6-GP

020.K0150.0018

Pitch: 1mm Power: 5 pins GND: 5 pins

LED Connector

LEDBD1

7

B B

BAT_AMBER[64] BAT_WHITE[64]

1 2

3 4 5 6 8

PTWO-CON6-21-GP

020.K0002.0006

USB_PN5_C USB_PP5_C USB_PN2_C USB_PP2_C USB20_VCCA

1 1 1 1 1 1

AFTP6304 Do Not StuffAFTP6304 Do Not Stuff AFTP6303 Do Not StuffAFTP6303 Do Not Stuff AFTP6301 Do Not StuffAFTP6301 Do Not Stuff AFTP6302 Do Not StuffAFTP6302 Do Not Stuff AFTP6311 Do Not StuffAFTP6311 Do Not Stuff AFTP6314 Do Not StuffAFTP6314 Do Not Stuff

BAT_AMBER BAT_WHITE

A A

5

4

1 1

AFTP6308 Do Not StuffAFTP6308 Do Not Stuff AFTP6307 Do Not StuffAFTP6307 Do Not Stuff

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose

2.DIS

Title

Size Document Number Rev

Size Document Number Rev A3

A3

A3 Date: Sheet of

Date: Sheet of

3

2

Date: Sheet of

application without get Wistron permission

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

IO Board Connector

Taos KBL-U

Monday, December 26, 2016

Taos KBL-U

66 105

1

X00

Vinaﬁx.com

5

4

3

2

1

SSID = User.interface

Free Fall Sensor

3D3V_S0

D D

C6701

12

SCD1U16V2KX-3GP

3D3V_S0

3D3V_RUN_FFS

C6702

SCD1U16V2KX-3GP

C6702

SCD1U16V2KX-3GP

12

DY

3D3V_RUN_FFS

12

R6703

R6703 100KR2J-1-GP

100KR2J-1-GP

FALL_INT2

C6703

Do Not StuffDYC6703

Do Not Stuff

U6701

9

VDD

10

VDD_IO

1

SCL/SPC

4

SDA/SDI/SDO

3

SDO/SA0

LNG2DMTR-GP

074.LNG2D.00BZ

CS

RES

INT1 INT2

GND GND GND

2 5

12 11

6 7 8

3D3V_S0

12

R6702

DY

Do Not Stuff

HDD_FALL_INT [18]

R6701

1 2

Do Not Stuff

20161024 0ohm to short pad

C C

Do Not Stuff

PCH_SMBCLK[12,13,18,65,66,99] PCH_SMBDATA[12,13,18,65,66,99]

Q6701

1

2

34

2N7002KDW-GP

5V_S0

12

R6705

Do Not Stuff

B B

HDD

FFS_INT2_Q[60]

Do Not Stuff

DY

6

2N7002KDW-GP

84.2N702.A3F

2nd = 084.27002.003F

3rd = 84.2N702.E3F

5

12

DY

R6706

R6706 Do Not Stuff

Do Not Stuff

3D3V_S0

12

R6704

DY

Do Not Stuff

12

R6707

R6707 1MR2J-1-GP

1MR2J-1-GP

FFS_INT2 [20]

PCH

Note

- no via, trace, under the sensor (keep out area around 2mm)

- stay away from the screw hole or metal shield soldering joints

- design PCB pad based on our sensor LGA pad size (add 0.1mm)

- solder stencil opening to 90% of the PCB pad size

2.DIS

2014.04.24 Venrer suggest,reserve to prevent error trigger

- mount the sensor near the center of mass of the NB as possible as you can

Wistron Corporation

A A

Title

Note (1) Keep all signals are the same trace width. (included VDD, GND). (2) No VIA under IC bottom.

5

4

3

Title

Size Document Number Rev

A4

Date: Sheet of

2

Taos KBL-U

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Free Fall Sensor

67 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = Debug

D D

Debug Connector

Layout Note:

Place near trace separated point Close to KBC1

C C

LPC_LAD[3..0][18,24,91]

LPC_LFRAME#[18,24,91] PLT_RST#[17,24,31,55,61,62,76,91]

LPC_LAD[3..0]

LPC_LAD3 LPC_LAD2 LPC_LAD1 LPC_LAD0

R6801 Do Not Stuff

R6801 Do Not Stuff R6802 Do Not Stuff

R6802 Do Not Stuff

RN6801

Do Not Stuff

1 2 3

LPC

4 5

1 2

LPC

1 2

LPC

8 7 6

LPC_LAD3_C LPC_LAD2_C

LPC_LAD0_C

LPC_FRAME#_DEBUG PLT_RST#_DEBUG

CLK_PCI_LPC[91]

3D3V_S0

LPC_LAD0_C LPC_LAD1_C LPC_LAD2_CLPC_LAD1_C LPC_LAD3_C

Do Not Stuff

DB1

11

12

1 2

3 4 5 6 7 8 9

10

Do Not Stuff

B B

20.D0075.110: Dummy Pad with solder mask is ZZ.00PAD.Y41 DB1 Optional: New one smaller LPC connector is 20.F1180.010.

2.DIS

Wistron Corporation

A A

Title

Size Document Number Rev

A4

Date: Sheet of

5

4

3

Date: Sheet of

2

Taos KBL-U

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Dubug connector

68 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

D D

C C

4

3

2

1

(Blanking)

B B

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

A A

Title

Size Document Number Rev

A4

Date: Sheet of

5

4

3

2

Taos KBL-U

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Reserved

69 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

4

Main Func = Hall Sensor

3

2

1

D D

3D3V_S5

R7001

Do Not Stuff

LID_CL_SIO#[24]

C C

DY

1 2

12

C7001

C7001 Do Not Stuff

Do Not Stuff

LID sensoe

3D3V_S5

C7002

12

Do Not Stuff

DY

2nd = 74.09132.C7B

LIDSW1

1

VSS

2

VDD

3

OUT

S-5712ACDL1-M3T1U-GP

74.05712.0BB

For EMI Reserved

LID_CL_SIO#

EC7001 Do Not Stuff

1 2

DY

B B

A A

5

LID_CL_SIO#

4

AFTP7001AFTP7001

1

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size Document Number Rev

Size Document Number Rev A4

A4

Monday, December 26, 2016

Date: Sheet of

3

Date: Sheet of

2

(Reserved)

Taos KBL-U

70 105

1

X00

Vinaﬁx.com

5

D D

C C

4

3

2

1

(Blanking)

B B

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

A A

Title

RESERVED

Size Document Number Rev

A4

Date: Sheet of

5

4

3

2

RESERVED

Taos KBL-U

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

71 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

D D

C C

4

3

2

1

(Blanking)

B B

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

A A

Title

Size Document Number Rev

A4

Date: Sheet of

5

4

3

2

Taos KBL-U

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

USB3.0 PORT

72 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = dGPU

D D

C C

B B

2.DIS

Wistron Corporation

A A

Title

Thunderbolt (3/5)(Reserved)

Size Document Number Rev

Size Document Number Rev A4

A4

Monday, December 26, 2016

Date: Sheet of

5

4

3

Date: Sheet of

2

Thunderbolt (3/5)(Reserved)

Taos KBL-U

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

X00

73 105

1

X00

Vinaﬁx.com

5

D D

C C

4

3

2

1

B B

2.DIS

Wistron Corporation

A A

Title

Thunderbolt (4/5)(Reserved)

Size Document Number Rev

Size Document Number Rev A4

A4

Monday, December 26, 2016

Date: Sheet of

5

4

3

Date: Sheet of

2

Thunderbolt (4/5)(Reserved)

Taos KBL-U

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

X00

74 105

1

X00

Vinaﬁx.com

5

D D

C C

4

3

2

1

B B

2.DIS

Wistron Corporation

A A

Title

Thunderbolt (5/5)(Reserved)

Size Document Number Rev

Size Document Number Rev A4

A4

Monday, December 26, 2016

Date: Sheet of

5

4

3

Date: Sheet of

2

Taos KBL-U

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

X00

75 105

1

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = dGPU

GFX & GPP, 85Ω GFX & GPP CLK, 85Ω

GPU1A

D D

C7609

DY

12

AF30 AE31

AE29

AD28

AD30 AC31

AC29

AB28

AB30 AA31

AA29

W31

W29

M28

M30

AK30 AK32

AL27

Y28

Y30

V28

V30 U31

U29 T28

T30 R31

R29 P28

P30 N31

N29

L31

L29 K30

N10

PCIE_RX0P PCIE_RX0N

PCIE_RX1P PCIE_RX1N

PCIE_RX2P PCIE_RX2N

PCIE_RX3P PCIE_RX3N

PCIE_RX4P PCIE_RX4N

PCIE_RX5P PCIE_RX5N

PCIE_RX6P PCIE_RX6N

PCIE_RX7P PCIE_RX7N

NC#V30 NC#U31

NC#U29 NC#T28

NC#T30 NC#R31

NC#R29 NC#P28

NC#P30 NC#N31

NC#N29 NC#M28

NC#M30 NC#L31

NC#L29 NC#K30

CLOCK

PCIE_REFCLKP PCIE_REFCLKN

TEST_PG

PERST#

JET-XT-S3-GP

OPS

PCI EXPRESS INTERFACE

PEG_TX_GPU_P0[16] PEG_TX_GPU_N0[16]

PEG_TX_GPU_P1[16] PEG_TX_GPU_N1[16]

PEG_TX_GPU_P2[16] PEG_TX_GPU_N2[16]

PEG_TX_GPU_P3[16] PEG_TX_GPU_N3[16]

C C

B B

DGPU_HOLD_RST#

R7625

Do Not Stuff

D7601

D7601 Do Not Stuff

Do Not Stuff

3

DY

3D3V_VGA_S0

12

DY

ATI_RST#

PEG_CLK_CPU[18] PEG_CLK_CPU#[18]

R7601 1KR2F-3-GP

20161024 0ohm to short pad

OPS

R7621

1 2

Do Not Stuff

12

PWRGOOD_TEST

VGA_RST#

Do Not Stuff

H L

dGPU mode IGPU

H IGPU with BACO

20161212 R7623 change 0 ohm to short pad

R7623 Do Not StuffR7623 Do Not Stuff

1 2

DGPU_HOLD_RST#[20]

PLT_RST#[17,24,31,55,61,62,68,91]

A A

2

1

PCIE_TX0P

PCIE_TX0N

PCIE_TX1P

PCIE_TX1N

PCIE_TX2P

PCIE_TX2N

PCIE_TX3P

PCIE_TX3N

PCIE_TX4P

PCIE_TX4N

PCIE_TX5P

PCIE_TX5N

PCIE_TX6P

PCIE_TX6N

PCIE_TX7P

PCIE_TX7N

NC#W24 NC#W23

NC#V27 NC#U26

NC#U24 NC#U23

NC#T26 NC#T27

NC#T24 NC#T23

NC#P27 NC#P26

NC#P24 NC#P23

NC#M27

NC#N26

CALIBRATION

PCIE_CALR_TX

PCIE_CALR_RX

1 OF 7

AH30 AG31

AG29 AF28

AF27 AF26

AD27 AD26

AC25 AB25

Y23 Y24

AB27 AB26

Y27 Y26

W24 W23

V27 U26

U24 U23

T26 T27

T24 T23

P27 P26

P24 P23

M27 N26

Y22 AA22

PEG_RX_GPU_P0 PEG_RX_GPU_N0

PEG_RX_GPU_P1 PEG_RX_GPU_N1

PEG_RX_GPU_P2 PEG_RX_GPU_N2

PEG_RX_GPU_P3 PEG_RX_GPU_N3

PCIE_CALR_TX PCIE_CALR_RX

C7301 SCD22U10V2KX-1GP

1 2

OPS

C7302 SCD22U10V2KX-1GP

1 2

OPS

C7303 SCD22U10V2KX-1GP

1 2

OPS

C7304 SCD22U10V2KX-1GP

1 2

OPS

C7305 SCD22U10V2KX-1GP

1 2

OPS

C7306 SCD22U10V2KX-1GP

1 2

OPS

C7307 SCD22U10V2KX-1GP

1 2

OPS

C7308 SCD22U10V2KX-1GP

1 2

OPS

R76221K69R2F-2-GP

12

OPS

2.DIS

12

0D95V_VGA_S0

R76181KR2F-3-GP

PEG_RX_CPU_P0 [16] PEG_RX_CPU_N0 [16]

PEG_RX_CPU_P1 [16] PEG_RX_CPU_N1 [16]

PEG_RX_CPU_P2 [16] PEG_RX_CPU_N2 [16]

PEG_RX_CPU_P3 [16] PEG_RX_CPU_N3 [16]

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

Size Document Number Rev

Size Document Number Rev A3

A3

Monday, December 26, 2016

Date: Sheet of

5

4

3

2

Date: Sheet of

GPU(1/5) PEG

Taos KBL-U

Taipei Hsien 221, Taiwan, R.O.C.

76 105

1

X00

Vinaﬁx.com

5

5 OF 7

Main Func = dGPU

D D

C C

B B

AA27 AB24 AB32 AC24 AC26 AC27 AD25 AD32 AE27 AF32

AG27

AH32

M32

W25 W26 W27

AA11

M12

K28 K32 L27

N25 N27 P25 P32 R27 T25 T32 U25 U27 V32

Y25 Y32

N13 N16 N18 N21

R12 R15 R17 R20 T13 T16 T18 T21

U15 U17 U20

V13 V16 V18 Y10 Y15 Y17 Y20 R11 T11

N11 V11

M6

GPU1E

GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND

GND GND GND GND GND

P6

GND

P9

GND GND GND GND GND GND GND GND GND

T6

GND GND GND GND

U9

GND GND GND GND GND GND GND GND GND GND GND GND GND GND

JET-XT-S3-GP

OPS

GND

5 OF 7

GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND

VSS_MECH VSS_MECH VSS_MECH

A3 A30 AA13 AA16 AB10 AB15 AB6 AC9 AD6 AD8 AE7 AG12 AH10 AH28 B10 B12 B14 B16 B18 B20 B22 B24 B26 B6 B8 C1 C32 E28 F10 F12 F14 F16 F18 F2 F20 F22 F24 F26 F6 F8 G10 G27 G31 G8 H14 H17 H2 H20 H6 J27 J31 K11 K2 K22 K6

A32 AM1 AM32

4

1.8V and 0.95V for Clock resource

1D8V_VGA_S0 DPLL_PVDD

R7704

1 2

20161024 0ohm to short pad

1 2

20161024 0ohm to short pad

VSS_MECH1 VSS_MECH2 VSS_MECH3

TP7701TP7701

1

TP7702TP7702

1

TP7703TP7703

1

Do Not Stuff

R7705

R7705 Do Not Stuff

Do Not Stuff

12

C7713

C7713 Do Not Stuff

Do Not Stuff

DY

12

C7715

C7715 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

GPU1F

NC_UPHYAB_TMDPA_TX0N

NC_UPHYAB_TMDPA_TX0P

NC_UPHYAB_TMDPA_TX1N

NC_UPHYAB_TMDPA_TX1P

NC_UPHYAB_TMDPA_TX2N

NC_UPHYAB_TMDPA_TX2P

NC_UPHYAB_TMDPA_TX3N

NC_UPHYAB_TMDPA_TX3P

NC_UPHYAB_TMDPB_TX0N

NC_UPHYAB_TMDPB_TX0P

NC_UPHYAB_TMDPB_TX1N

NC_UPHYAB_TMDPB_TX1P

NC_UPHYAB_TMDPB_TX2N

NC_UPHYAB_TMDPB_TX2P

NC_UPHYAB_TMDPB_TX3N

NC_UPHYAB_TMDPB_TX3P

JET-XT-S3-GP

OPS

TMDP

6 OF 7

NC_VARY_BL

NC_DIGON

NC_TXOUT_L3P NC_TXOUT_L3N

NC_TXOUT_U3P NC_TXOUT_U3N

12

3

C7711

C7711 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

C7714

C7714 SCD1U16V2KX-3GP

SCD1U16V2KX-3GP

OPS

AB11 AB12

BALL: AB11, AB12 R16 : NC

AL15

MESO : VDDC

AK14 AH16

AJ15 AL17

AK16 AH18

AJ17 AL19

AK18

AH20 AJ19

AL21 AK20

AH22 AJ21

AL23 AK22

AK24 AJ23

DPLL_PVDD

12

DPLL_VDDC0D95V_VGA_S0 DPLL_VDDC

40mA

C7710

C7710 SCD1U16V2KX-3GP

SCD1U16V2KX-3GP

OPS

32mA

GPU1G

AG15

NC_DP_VDDR#AG15

AG16

NC_DP_VDDR#AG16

AF16

NC_DP_VDDR#AF16

AG17

NC_DP_VDDR#AG17

AG18

NC_DP_VDDR#AG18

AG19

NC_DP_VDDR#AG19

AF14

DP_VDDR

AG20

NC_DP_VDDC#AG20

AG21

NC_DP_VDDC#AG21

AF22

NC_DP_VDDC#AF22

AG22

NC_DP_VDDC#AG22

AD14

DP_VDDC

AG14

NC_DP_VSSR#AG14

AH14

NC_DP_VSSR#AH14

AM14

NC_DP_VSSR#AM14

AM16

NC_DP_VSSR#AM16

AM18

NC_DP_VSSR#AM18

AF23

NC_DP_VSSR#AF23

AG23

NC_DP_VSSR#AG23

AM20

NC_DP_VSSR#AM20

AM22

NC_DP_VSSR#AM22

AM24

NC_DP_VSSR#AM24

AF19

NC_DP_VSSR#AF19

AF20

NC_DP_VSSR#AF20

AE14

DP_VSSR

AF17

NC_UPHYAB_DP_CALR

JET-XT-S3-GP

OPS

DP POWER

2

NC/DP POWER

NC#AE11 NC#AF11 NC#AE13 NC#AF13

NC#AG10

NC#AF10

NC#AG11

NC#AE10

7 OF 7

NC#AG8

NC#AF6 NC#AF7 NC#AF8 NC#AF9

NC#AE1

NC#AE3 NC#AG1 NC#AG6

NC#AH5 NC#AG9

NC#AH8 NC#AM6 NC#AM8 NC#AG7

AE11 AF11 AE13 AF13 AG8 AG10

AF6 AF7 AF8 AF9

AE1 AE3 AG1 AG6 AH5 AF10 AG9 AH8 AM6 AM8 AG7 AG11

AE10

1

X00

A A

5

4

3

2

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

Size Document Number Rev

Size Document Number Rev A3

A3

Monday, December 26, 2016

Date: Sheet of

GPU (2/5) DIGITALOUT

Taos KBL-U

Taipei Hsien 221, Taiwan, R.O.C.

77 105

1

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = dGPU

3 OF 7

GPU1C

DQA0_[31..0][81]

DQ

D D

Please MVREF drivers and Caps close to ASIC

DDR3/GDDR3 Memory Stuff Option(R16)

5

GDDR3

1D35V

100R

OPS

SC1U10V2KX-1GP

SC1U10V2KX-1GP C7805

C7805

1 2

1D5V_VGA_S0

DDR3

1.5V

40.2R

100R

1D5V_VGA_S01D5V_VGA_S0

12

R7810

Ra

40D2R2F-GP

OPS

12

R7814

Rb

100R2F-L1-GP-U

OPS

12

R7802

R7802 Do Not Stuff

Do Not Stuff

49D9R2F-GP

DY

R7804

1 2

SC100P50V2JN-3GP

OPS

DRAM_RST_R

C7802

OPS

12

MVREFSAMVREFDA

OPS

SC1U10V2KX-1GP

SC1U10V2KX-1GP C7801

C7801

1 2

10R2J-2-GP

10R2J-2-GP R7803

R7803

1 2

OPS

4

DRAM_RST_VGA1

12

R7819

R7819 5K1R2F-2-GP

5K1R2F-2-GP

OPS

C C

MVDDQ

Ra

Rb

B B

Place all these componets very close to GPU (within 25mm) and keep all components close to each other This basic topology should be used for DRAM_RST for DDR3/GDDR5

A A

GDDR5

1.5V

Ra 40.2R

40.2R

Rb

100R

12

R7817

R7817 40D2R2F-GP

40D2R2F-GP

OPS

12

R7818

R7818 100R2F-L1-GP-U

100R2F-L1-GP-U

OPS

DRAM_RST[81,82]

DQA1_[31..0][82]

Jet Setting

R7809 120R2F-GP

1 2

OPS

DRAM_RST_VGA1

12

C7822

DY

R7821

DY

CLKTESTA_C

12

DY

Do Not Stuff

12

CLKTESTB_C

12

DQA0_0 DQA0_1 DQA0_2 DQA0_3 DQA0_4 DQA0_5 DQA0_6

DQA0_7 DQA0_8 DQA0_9 DQA0_10 DQA0_11 DQA0_12 DQA0_13 DQA0_14

DQA0_15 DQA0_16 DQA0_17 DQA0_18 DQA0_19 DQA0_20 DQA0_21 DQA0_22

DQA0_23

DQA0_24

DQA0_25

DQA0_26

DQA0_27

DQA0_28

DQA0_29

DQA0_30

DQA0_31 DQA1_0 DQA1_1 DQA1_2 DQA1_3 DQA1_4 DQA1_5 DQA1_6

DQA1_7

DQA1_8

DQA1_9

DQA1_10

DQA1_11

DQA1_12

DQA1_13

DQA1_14

DQA1_15 DQA1_16 DQA1_17 DQA1_18 DQA1_19 DQA1_20 DQA1_21 DQA1_22

DQA1_23

DQA1_24

DQA1_25

DQA1_26

DQA1_27

DQA1_28

DQA1_29

DQA1_30

DQA1_31 MVREFDA

MVREFSA

MEM_CALRP0

CLKTESTA CLKTESTB

C7821

C7821 Do Not Stuff

Do Not Stuff

Debug only, for clock observation, if not needed, DNI

R7820

R7820 Do Not Stuff

Do Not Stuff

3

K27 H30

H32 G29 F28 F32 F30 C30 F27 A28 C28 E27 G26 D26 F25 A25 C25 E25 D24 E23 F23 D22 F21 E21 D20 F19 A19 D18 F17 A17 C17 E17 D16 F15 A15 D14 F13 A13 C13 E11 A11 C11 F11

K26

K25

J29

A9 C9 F9 D8 E7 A7 C7 F7 A5 E5 C3

E1 G7 G6 G1 G3

J6 J1 J3 J5

J26 J25

L10

K8

L7

DQA0_0 DQA0_1 DQA0_2 DQA0_3 DQA0_4 DQA0_5 DQA0_6 DQA0_7 DQA0_8 DQA0_9 DQA0_10 DQA0_11 DQA0_12 DQA0_13 DQA0_14 DQA0_15 DQA0_16 DQA0_17 DQA0_18 DQA0_19 DQA0_20 DQA0_21 DQA0_22 DQA0_23 DQA0_24 DQA0_25 DQA0_26 DQA0_27 DQA0_28 DQA0_29 DQA0_30 DQA0_31 DQA1_0 DQA1_1 DQA1_2 DQA1_3 DQA1_4 DQA1_5 DQA1_6 DQA1_7 DQA1_8 DQA1_9 DQA1_10 DQA1_11 DQA1_12 DQA1_13 DQA1_14 DQA1_15 DQA1_16 DQA1_17 DQA1_18 DQA1_19 DQA1_20 DQA1_21 DQA1_22 DQA1_23 DQA1_24 DQA1_25 DQA1_26 DQA1_27 DQA1_28 DQA1_29 DQA1_30 DQA1_31

MVREFDA MVREFSA

NC#J25 MEM_CALRP0

DRAM_RST# CLKTESTA

CLKTESTB

JET-XT-S3-GP

OPS

MEMORY INTERFACE

GDDR5/DDR3GDDR5/DDR3

3 OF 7

MAA0_0 MAA0_1 MAA0_2 MAA0_3 MAA0_4 MAA0_5 MAA0_6 MAA0_7 MAA0_8 MAA0_9

MAA1_0 MAA1_1 MAA1_2 MAA1_3 MAA1_4 MAA1_5 MAA1_6 MAA1_7 MAA1_8 MAA1_9

WCKA0_0

WCKA0#_0

WCKA0_1

WCKA0#_1

WCKA1_0

WCKA1#_0

WCKA1_1

WCKA1#_1

EDCA0_0 EDCA0_1 EDCA0_2 EDCA0_3 EDCA1_0 EDCA1_1 EDCA1_2 EDCA1_3

DDBIA0_0 DDBIA0_1 DDBIA0_2 DDBIA0_3 DDBIA1_0 DDBIA1_1 DDBIA1_2 DDBIA1_3

ADBIA0 ADBIA1

CLKA0

CLKA0#

CLKA1

CLKA1#

RASA0# RASA1#

CASA0# CASA1#

CSA0#_0 CSA0#_1

CSA1#_0 CSA1#_1

CKEA0 CKEA1

WEA0# WEA1#

K17 J20 H23 G23 G24 H24 J19 K19 G20 L17

J14 K14 J11 J13 H11 G11 J16 L15 G14 L16

E32 E30 A21 C21 E13 D12 E3 F4

H28 C27 A23 E19 E15 D10 D6 G5

H27 A27 C23 C19 C15 E9 C5 H4

L18 K16

H26 H25

G9 H9

G22 G17

G19 G16

H22 J22

G13 K13

K20 J17

G25 H10

2

VSSRHA

MAA0 [81,82] MAA1 [81,82] MAA2 [81,82] MAA3 [81,82] MAA4 [81,82] MAA5 [81,82] MAA6 [81,82]

MAA7 [81,82] MAA13 [81,82] MAA15 [81,82]

MAA8 [81,82]

MAA9 [81,82]

MAA10 [81,82]

MAA11 [81,82]

MAA12 [81,82]

MAA_BA2 [81,82]

MAA_BA0 [81,82]

MAA_BA1 [81,82]

MAA14 [81,82]

DQMA0 [81] DQMA1 [81] DQMA2 [81] DQMA3 [81] DQMA4 [82] DQMA5 [82] DQMA6 [82] DQMA7 [82]

QSAP_0 [81]

QSAP_1 [81]

QSAP_2 [81]

QSAP_3 [81]

QSAP_4 [82]

QSAP_5 [82]

QSAP_6 [82]

QSAP_7 [82]

QSAN_0 [81]

QSAN_1 [81]

QSAN_2 [81]

QSAN_3 [81]

QSAN_4 [82]

QSAN_5 [82]

QSAN_6 [82]

QSAN_7 [82]

ODTA0 [81] ODTA1 [82]

CLKA0 [81] CLKA0# [81]

CLKA1 [82] CLKA1# [82]

RASA0# [81] RASA1# [82]

CASA0# [81] CASA1# [82]

CSA0#_0 [81]

CSA1#_0 [82]

CKEA0 [81] CKEA1 [82]

WEA0# [81] WEA1# [82]

2.DIS

Title

Size Document Number Rev

Size Document Number Rev A3

A3

Monday, December 26, 2016

Date: Sheet of

ADD

1

TP7801TP7801

DM

DQS

Ctrl

CLK

CMD

Ctrl, CS

Ctrl

CMD

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

GPU (3/5) VRAM I/F

Taos KBL-U

1

78 105

X00

Vinaﬁx.com

Main Func = dGPU

3D3V_VGA_S0

R7903 Do Not Stuff

DY

R7902 1KR2F-3-GP

1 2

OPS

RN7904

OPS

SRN10KJ-5-GP

D D

SML1_SMBCLK[18,24,26]

SML1_SMBDATA[18,24,26]

GPU_PWR_LEVEL[24]

5

TESTEN

12

20161024 0ohm to short pad

TESTEN XO_IN

XO_IN2

1234

2N7002KDW-GP

6

OPS

Q7901

GPU_PWR_LEVEL_R

R7937

1 2

Do Not Stuff

R16: DY MESO : 󰵓󰵓󰵓󰵓󰸿󰸿󰸿󰸿

1D8V_VGA_S0

SMB_CLK_VGA_R SMB_DATA_VGA_R

Q7902

G

S

2N7002K-2-GP

DGPU_PWROK[19,24,85]

OPS

D

20161024 0ohm to short pad

3D3V_VGA_S0

4

RN7902

RN7902 SRN4K7J-8-GP

SRN4K7J-8-GP

OPS

1

2 3

SMB_CLK_VGA_R

1 2345

SMB_DATA_VGA_R

R7912 Do N ot StuffR7912 Do Not Stuff

1 2

R7914 Do N ot StuffR7914 Do Not Stuff

1 2

R7904

1 2

DY

Do Not Stuff

3D3V_VGA_S0

OPS

GPIO_5_AC_BATT

RN7905

MESO

Do Not Stuff

DGPU_PWROK_R

12

R7921

R7921 10KR2J-3-GP

10KR2J-3-GP

Pre-PWROK METAL VID CODES

SVC SVD Output Voltage

0 0

20161024 0ohm to short pad

R7919 Do Not StuffR7919 Do Not Stuff R7920 Do Not StuffR7920 Do Not Stuff

PWR_VGA_CORE_VDDIO

R7940

Do Not Stuff

MESO

DY

1 2

R7925

Do Not Stuff

MESO

1 2

1 0 1

R7924

R7924 Do Not Stuff

Do Not Stuff

1 2

R7934

Do Not Stuff

1 2

AMD suggestion

C C

VGA_SVC[79,85] VGA_SVD[79,85]

VGA_SVD[79,85] VGA_SVT[ 85] VGA_SVC[79,85]

SVID

R16

R7919 R7920

B B

XTL_27M_X2_VGA

R7901

R7901 1MR2J-1-GP

1MR2J-1-GP

OPS

1 2

XTL_27M_X1_VGA

Note󶁪󶁪󶁪󶁪 C7501 and C7503 values determine CL value of the oscillation circuit. If Negative Resistance is too low, that may cause crystal resonator stop oscillation or not easy to oscillate. If Drive Level is too high, that may cause crystal resonator abnormal oscillation or damaged the main body of quartz.

A A

C7903 S C5D6P50V2CN-1GP

X7901

2 3

41

OPS

XTAL-27MHZ-159-GP

C7901 S C5D6P50V2CN-1GP

1.1

0 1

1.0

0.9

1

0.8

1 2 1 2

DY

JET_SVC JET_SVD

R7923

R7923 Do Not Stuff

Do Not Stuff

MESO

1 2

R7944 Do Not Stuff

1 2

MESO

R7945 Do Not Stuff

1 2

MESO

R7946 Do Not Stuff

1 2

MESO

R7939

Do Not Stuff

1 2

PWR Sequencing

PR8611 PC8607 / PR8612 PC8612

1 2

OPS

1 2

OPS

5

R7922

12

OPS

10KR2J-3-GP

MESO_SVD MESO_SVT MESO_SVC

0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP

4

MESO_U1 MESO_U3

1234

SMB_CLK_VGA SMB_DATA_VGA

3D3V_VGA_S0

12

R7942

R7942 Do Not Stuff

Do Not Stuff

DY

Q7903

G

S

Do Not Stuff

R7943

1 2

0R2J-2-GP

BALL: U10,T10,Y9,W10 R16: NC MESO : VDDC

GPIO_19_CTF

BALL: AB13, W9, AC14 R16: NC MESO : VDDC

3D3V_VGA_S0

12

R7935

R7935 Do Not Stuff

Do Not Stuff

DY

12

R7936

R7936 10KR2J-3-GP

10KR2J-3-GP

OPS

4

3

2 OF 7

GPU1B

PINs for debug

DY

D

CLKREQ_PEG#0 [18]

OPS

TP7918TP7918

1

TP7902TP7902

GPU_DPRSLP

12

R7911

DY

Do Not Stuff

GPU_DPRSLP_R

SMB_DATA_VGA SMB_CLK_VGA GPIO_5_AC_BATT

TOPAZ_OCP[85]

TP7904TP7904

TP7903TP7903 TP7923TP7923

TP7905TP7905 TP7906TP7906 TP7901TP7901

TP7910TP7910 TP7919TP7919 TP7920TP7920

TP7907TP7907 TP7908TP7908 TP7911TP7911 TP7912TP7912 TP7913TP7913

1D8V_VGA_S0

1

12

OPS

GPIO_8_ROMSO

1

GPIO_9_ROMSI

1

GPIO_10_ROMSCK

1

JET_SVD

GPIO16_VGA

1

GPIO_17_THERMAL_INT

1

JET_SVC

GPIO_22_ROMCS#

1

H_VID3

1

H_VID4

1

JTAG_TRST#_VGA

1

JTAG_TDI_VGA

1

JTAG_TCK_VGA

1

JTAG_TMS_VGA

1

JTAG_TDO_VGA

1

TESTEN

PX_EN

GPU_DPLUS GPU_DMINUS MLPS_EN#

C7904

C7904 SC1U10V2KX-1GP

SC1U10V2KX-1GP

MESO_U1 MESO_U3 PLL_ANALOG_IN

1

XTL_27M_X1_VGA XTL_27M_X2_VGA

XO_IN XO_IN2

13mA

N9

DBG_DATA16

L9

DBG_DATA15

AE9

DBG_DATA14

Y11

DBG_DATA13

AE8

DBG_DATA12

AD9

DBG_DATA11

AC10

DBG_DATA10

AD7

DBG_DATA9

AC8

DBG_DATA8

AC7

DBG_DATA7

AB9

DBG_DATA6

AB8

DBG_DATA5

AB7

DBG_DATA4

AB4

DBG_DATA3

AB2

DBG_DATA2

Y8

DBG_DATA1

Y7

DBG_DATA0

W6

NC#W6

V6

NC#V6

AC6

NC#AC6

AC5

NC#AC5

AA5

NC#AA5

AA6

NC#AA6

U1

NC#U1

W1

NC#W1

U3

NC#U3

Y6

NC#Y6

AA1

NC#AA1

R1

SCL

R3

SDA

U6

GPIO_0

U10

NC_GPIO_1

T10

NC_GPIO_2

U8

SMBDATA

U7

SMBCLK

T9

GPIO_5_AC_BATT

T8

GPIO_6

T7

NC_GPIO_7

P10

GPIO_8_ROMSO

P4

GPIO_9_ROMSI

P2

GPIO_10_ROMSCK

N6

NC_GPIO_11

N5

NC_GPIO_12

N3

NC_GPIO_13

Y9

NC_GPIO_14

N1

GPIO_15_PWRCNTL_0

M4

GPIO_16

R6

GPIO_17_THERMAL_INT

W10

NC_GPIO_18

M2

GPIO_19_CTF

P8

GPIO_20_PWRCNTL_1

P7

GPIO_21

N8

GPIO_22_ROMCS#

AK10

GPIO_29

AM10

GPIO_30

N7

CLKREQ#

L6

JTAG_TRST#

L5

JTAG_TDI

L3

JTAG_TCK

L1

JTAG_TMS

K4

JTAG_TDO

K7

TESTEN

AF24

NC#AF24

AB13

NC_GENERICA

W8

NC_GENERICB

W9

NC_GENERICC

W7

NC_GENERICD

AD10

NC_GENERICE_HPD4

AJ9

NC#AJ9

AL9

DBG_CNTL0

AC14

NC_HPD1

AB16

PX_EN

AC16

NC_DBG_VREFG

AM28

XTALIN

AK28

XTALOUT

AC22

XO_IN

AB22

XO_IN2

SEYMOUR/FutureASIC

T4

DPLUS

T2

DMINUS

R5

GPIO28_FDO

AD17

TSVDD

AC17

TSVSS

JET-XT-S3-GP

OPS

I2C

PLL/CLOCK

DVO

GENERAL PURPOSE I/O

THERMAL

Both DXN and DXP routing 10 mil trace width and 10 mil spacing.

2 OF 7

NC#AF2 NC#AF4

NC#AG3 NC#AG5

DPA

NC#AH3 NC#AH1

NC#AK3 NC#AK1

NC#AK5 NC#AM3

NC#AK6 NC#AM5

DPB

NC#AJ7

NC#AH6 NC#AK8

NC#AL7

NC#V4

NC#U5 NC#W3

NC#V2

DPC

NC#Y4

NC#W5

NC#AA3

NC#Y2 NC#J8

Circuit checklist Test only, Connect to GND through a 16.2-K resistor. The resistor is not needed on production.

NC_R

NC_AVSSN#AK26

NC_G

NC_AVSSN#AJ25

NC_B

NC_AVSSN#AG25

DAC1

NC_HSYNC NC_VSYNC

NC_RSET NC_AVDD

NC_AVSSQ

NC_VDD1DI

NC_VSS1DI

FutureASIC/SEYMOUR/PARK

CEC_1

NC_SVI2#AK12 NC_SVI2#AL11

NC_SVI2#AJ11

NC_GENLK_CLK

NC_GENLK_VSYNC

NC_SWAPLOCKA NC_SWAPLOCKB

PS_0 PS_1 PS_2 PS_3

TS_A

DDC/AUX

NC_DDC1CLK

NC_DDC1DATA

NC_AUX1P NC_AUX1N

NC_DDC2CLK

NC_DDC2DATA

NC_AUX2P NC_AUX2N

NC#AD20 NC#AC20

NC#AE16 NC#AD16

NC_DDCVGACLK

NC_DDCVGADATA

3D3V_VGA_S0

DY

C2621

Do Not Stuff

GPU_DPLUS

GPU T8

GPU_DMINUS

Layout Note:

3

AF2 AF4

AG3 AG5

AH3 AH1

AK3 AK1

AK5 AM3

AK6 AM5

AJ7 AH6

AK8 AL7

V4 U5

W3 V2

Y4 W5

NC#AA3

AA3 Y2

J8

NC_R

AM26

1

AK26 AL25

AJ25 AH24

AG25 AH26

AJ27

AD22 AG24

AE22 AE23

AD23

AM12

AK12 AL11 AJ11

AL13 AJ13

AG13 AH12

AC19 AD19 AE17 AE20

AE19

AE6 AE5

AD2 AD4

AC11 AC13

AD13 AD11

AD20 AC20

AE16 AD16

AC1 AC3

R7941

Do Not Stuff

NC_VSYNC

MESO

R16 : DY MESO : 󰵓󰵓󰵓󰵓󰸿󰸿󰸿󰸿

MESO_SVD MESO_SVT MESO_SVC

PS_0 PS_1 PS_2 PS_3

BALL: AC11,AC13 R16: NC MESO : VDDC

20160623 modify GPU thermal T8 stuff Q2606 reserve R7947 and R7948

GPU thermal sensor

12

GPU_T8

C2622

C2622 SCD1U16V2KX-3GP

SCD1U16V2KX-3GP

C2623

C2623 SC2200P50V2KX-2GP

SC2200P50V2KX-2GP

12

GPU_T_CRIT#

1 2

20161024 0ohm to short pad

R7938

R7938 Do Not Stuff

Do Not Stuff

DY

TP7922TP7922

12

R2618

Do Not Stuff

#3

PS0 ~ PS3 Setting

Cap Value (nF) Bits [5:4] 680 00 82 01 10 10 NC 11

12

3D3V_VGA_S0

THM263

GPU T8

1

VDD

2

D+

3

D-

ALERT#

T_CRIT#4GND

NCT7718W-GP

74.07718.0B9

3D3V_VGA_S0

GPU_T_CRIT_R#

20161110 temperature change 85 󱷯 to 103

R2616 14KR2F-GP

1 2

GPU T8

R2617 10K5R2F-GP

1 2

GPU T8

SMB_CLK_VGA_GPUT8

8

SCL

SMB_DATA_VGA_GPUT8

7

SDA

GPU_ALERT#

6 5

Q2606

G

S

2N7002K-2-GP

84.2N702.J31

2ND = 84.2N702.031

3rd = 84.07002.I31

GPU T8

2

R_pu (Ω) R_pd (Ω) Bits [3:1] NC 4750 000 8450 2000 001 4530 2000 010 6980 4990 011 4530 4990 100 3240 5620 101 3400 10000 110 4750 NC 111 Note: 0402 1% resistors are required.

󱷯

GPU_ALERT# GPU_T_CRIT#

R7947 Do N ot Stuff

1 2

DY

R7948 Do N ot Stuff

1 2

DY

12

DY

C2619

C2620

Do Not Stuff

2

DY

PURE_HW_SHUTDOWN# [ 26,40]

12

DY

D

AMD suggest Aperture Size = 256MB

11001

1D8V_VGA_S0

12

8K45R2F-2-GP

R7926

OPS

R_pu

PS_0

12

R7927

OPS

2KR2F-3-GP

R_pd

1D8V_VGA_S0

12

8K45R2F-2-GP

GEN3

R7928

R_pu

PS_1

12

R7929

GEN3

2KR2F-3-GP

1D8V_VGA_S0

R7930

R7931

11000

DY

OPS

12

R_pu

12

R_pd

12

DY

R7929 cgange to 2K ohm 1/21

Do Not Stuff

PS_2

4K75R2F-1-GP

## PS_3[3-1] => MEM_ID setting, need decide for AMD

1D8V_VGA_S0

12

Do Not Stuff

R7932

VRAM

R_pu

PS_3

12

VRAM

Resistor

4.75Kohm: PN/6 4.47515.6DL

8.45Kohm: PN/6 4.84515.6DL 2Kohm: PN/64.2 0015.6DL

4.53Kohm: PN/6 4.45315.6DL

6.98Kohm: PN/6 4.69815.6DL

4.99Kohm: PN/6 4.49915.6DL

3.24Kohm: PN/6 4.32415.6DL

3.4Kohm: PN/64 .34015.6DL

5.62Kohm: PN/6 4.56215.6DL

10Kohm: PN/64. 10025.6DL

SMB_CLK_VGA_R SMB_DATA_VGA_R

Do Not Stuff

12

R7933

DY

R_pd

2.DIS

Title

Size Document Number Rev

Size Document Number Rev Custom

Custom

Monday, December 26, 2016

Date: Sheet of

1

12

C7918

C7918 Do Not Stuff

Do Not Stuff

DY

11000

12

C7919

C7919 Do Not Stuff

Do Not Stuff

DY

680nF

C7920

C7920 Do Not Stuff

Do Not Stuff

680nF

C7921

C7921 Do Not Stuff

Do Not Stuff

Capacitor 680nF: PN/78.6 8421.5BL

82nF: PN/78.82 321.2FL 10nF: PN/78.10 324.L0L

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

GPU (4/5) GPIO/STRAP

Taos KBL-U

1

79 105

X00

Vinaﬁx.com

5

Main Func = dGPU

4

20160701 decap follow decap plan file

3

2

1

AMD schematic Review need

1D5V_VGA_S0

10uF x 1, 2.2uFx5, 0.1uF x1, 0.01uF x1

1A

12

C8001

D D

1D5V_VGA_S0

12

C8042

C8042 Do Not Stuff

Do Not Stuff

DY

12

C8034

C8034 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

C C

1D8V_VGA_S0

L8001 MMZ1005S241C-GP

1 2

B B

C8001 SC10U6D3V3MX-GP

SC10U6D3V3MX-GP

OPS

12

C8005

C8005 Do Not Stuff

Do Not Stuff

DY

12

C8031

C8031 Do Not Stuff

Do Not Stuff

DY

Memory phase lock loop power: Dedicated analogue power in for memory PLLs

OPS

12

C8043

C8043 SC10U6D3V3MX-GP

SC10U6D3V3MX-GP

OPS

1D8V_VGA_S0

L8002 BLM15BD121SN1D-GP

1 2

12

C8003

C8003 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

12

C8006

C8006 Do Not Stuff

Do Not Stuff

DY

12

C8032

C8032 Do Not Stuff

Do Not Stuff

DY

12

C8044

C8044 SC10U6D3V3MX-GP

SC10U6D3V3MX-GP

OPS

Engine phase loop power: Dedicated analogue power pin for engine PLL

OPS

12

C8053

C8053 SC10U6D3V3MX-GP

SC10U6D3V3MX-GP

OPS

12

C8033

C8033 Do Not Stuff

Do Not Stuff

DY

12

C8009

C8009 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

C8014

C8014 Do Not Stuff

Do Not Stuff

DY

1D8V_VGA_S0

MPV18

12

C8045

C8045 SC1U10V2KX-1GP

SC1U10V2KX-1GP

SPV18

12

C8054

C8054 SC1U10V2KX-1GP

SC1U10V2KX-1GP

3D3V_VGA_S0

OPS

12

C8004

C8004 Do Not Stuff

Do Not Stuff

DY

12

Do Not Stuff

Do Not Stuff C8007

C8007

DY

12

C8017

C8017 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

12

C8024

C8024 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

13mA

25mA

MPV18

90mA

SPV18

75mA

SPV10

100mA

Engine phase loop power: Dedicated digital

0D95V_VGA_S0 SPV10

L8003 BLM15BD121SN1D-GP

power pin for engine PLL

OPS

1 2

12

C8055

C8055 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

12

SCD1U16V2KX-3GP

SCD1U16V2KX-3GP C8056

C8056

OPS

AA20 AA21 AB20 AB21

AA17 AA18 AB17 AB18

H13 H16 H19 J10 J23 J24

K10 K23 K24

L11 L12 L13 L20 L21 L22

V12 Y12 U12

J9

K9

L8

H7

H8

J7

GPU1D

MEM I/O

VDDR1 VDDR1 VDDR1 VDDR1 VDDR1 VDDR1 VDDR1 VDDR1 VDDR1 VDDR1 VDDR1 VDDR1 VDDR1 VDDR1 VDDR1 VDDR1 VDDR1

LEVEL

LEVEL TRANSLATION

TRANSLATION

VDD_CT VDD_CT VDD_CT VDD_CT

I/O

VDDR3 VDDR3 VDDR3 VDDR3

NC_VDDR4#V12 NC_VDDR4#Y12 NC_VDDR4#U12

PLL

MPLL_PVDD

SPLL_PVDD

SPLL_VDDC SPLL_PVSS

JET-XT-S3-GP

OPS

PCIE

CORE

ISOLATED

ISOLATED CORE I/O

CORE I/O

PCIE_PVDD

NC#AB23 NC#AC23 NC#AD24

NC#AE24

NC#AE25

NC#AE26

NC#AF25 NC#AG26

PCIE_VDDC PCIE_VDDC PCIE_VDDC PCIE_VDDC PCIE_VDDC PCIE_VDDC PCIE_VDDC PCIE_VDDC PCIE_VDDC PCIE_VDDC PCIE_VDDC PCIE_VDDC

POWER

BIF_VDDC BIF_VDDC

4 OF 7

VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC

VDDCI VDDCI VDDCI VDDCI VDDCI VDDCI VDDCI VDDCI

AM30 AB23

AC23 AD24 AE24 AE25 AE26 AF25 AG26

L23 L24 L25 L26 M22 N22 N23 N24 R22 T22 U22 V22

AA15 N15 N17 R13 R16 R18 Y21 T12 T15 T17 T20 U13 U16 U18 V21 V15 V17 V20 Y13 Y16 Y18 AA12 M11 N12 U11

R21 U21

M13 M15 M16 M17 M18 M20 M21 N20

0.1A

2.5A

0D95V_VGA_S0

1.4A

5A

AMD ORB 10U x 2 1U x 3

0.1U x2

1D8V_VGA_S0

12

C8008

C8008 Do Not Stuff

Do Not Stuff

DY

12

C8002

C8002 SC10U6D3V3MX-GP

SC10U6D3V3MX-GP

OPS

Do Not Stuff

AMD schematic Review need 10uF x 2, 1uFx3, 0.1uF x2

OPS

12

C8048

C8048 SC1U10V2KX-1GP

SC1U10V2KX-1GP

12

C8051

12

C8013

C8013 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

12

C8021

C8021 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

12

C8028

C8028 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

12

C8058

C8058 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

12

C8066

OPS

LF145M 4.7U x 2 1U x 3

0.1U x 2

OPS

VGA_CORE

OPS

12

C8011

C8011 SCD1U16V2KX-3GP

SCD1U16V2KX-3GP

OPS

AMD ORB 10U x 6

2.2U x 16

12

C8018

C8018 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

NC on JET AB13 U10 W9 Y9 W10 T10 AC14 AB12 AB11 AC11 AC13

12

C8025

C8025 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

12

C8035

C8035 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

12

C8065

C8065 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

12

C8046

C8046 SCD1U16V2KX-3GP

SCD1U16V2KX-3GP

OPS

12

LF145M 4.7U x 6 1U x 20

C8019

C8019 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

C8026

C8026 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

C8036

C8036 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

12

C8047

C8047 SCD1U16V2KX-3GP

SCD1U16V2KX-3GP

OPS

C8012

C8012 SCD1U16V2KX-3GP

SCD1U16V2KX-3GP

OPS

12

C8020

C8020 SC1U10V2KX-1GP

SC1U10V2KX-1GP

12

C8027

C8027 SC1U10V2KX-1GP

SC1U10V2KX-1GP

12

C8037

C8037 SC1U10V2KX-1GP

SC1U10V2KX-1GP

SC22U6D3V3MX-1-GP

OPS

0D95V_VGA_S0

12

C8010

DY

12

C8015

C8015 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

12

C8022

C8022 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

VGA_CORE

12

C8029

C8029 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

12

C8059

C8059 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

12

C8061

C8061 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

VGA_CORE

C8049

C8049 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

C8052

12

C8016

C8016 SC10U6D3V3MX-GP

SC10U6D3V3MX-GP

OPS

0D95V_VGA_S0

12

C8057

C8057 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

VGA_CORE

12

C8023

C8023 SC1U10V2KX-1GP

SC1U10V2KX-1GP

12

C8030

C8030 SC1U10V2KX-1GP

SC1U10V2KX-1GP

VGA_CORE

12

C8060

C8060 SC1U10V2KX-1GP

SC1U10V2KX-1GP

VGA_CORE

12

C8062

C8062 SC1U10V2KX-1GP

SC1U10V2KX-1GP

12

C8050

C8050 SC1U10V2KX-1GP

SC1U10V2KX-1GP

OPS

SC4D7U6D3V3KX-GP

A A

5

VGA_CORE

12

C8040

C8040 SC10U6D3V3MX-GP

SC10U6D3V3MX-GP

OPS

4

12

C8041

C8041 SC10U6D3V3MX-GP

SC10U6D3V3MX-GP

OPS

12

C8063

C8063 SC10U6D3V3MX-GP

SC10U6D3V3MX-GP

OPS

12

C8064

C8064 SC10U6D3V3MX-GP

SC10U6D3V3MX-GP

OPS

3

12

C8038

C8038 SC10U6D3V3MX-GP

SC10U6D3V3MX-GP

OPS

12

C8039

C8039 SC10U6D3V3MX-GP

SC10U6D3V3MX-GP

OPS

2

2.DIS

Title

Size Document Number Rev

Size Document Number Rev A3

A3

Monday, December 26, 2016

Date: Sheet of

SC4D7U6D3V3KX-GP

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

GPU (5/5) PWR/GND

Taos KBL-U

80 105

1

X00

Vinaﬁx.com

5

Main Func = dGPU

1D5V_VGA_S0

B2 D9

G7

K2 K8 N1 N9

1D5V_VGA_S0

12

OPS

R1 R9

A1 A8 C1 C9 D2 E9 F1 H2 H9

H1

M8

L8

N3 P7 P3 N2 P8 P2 R8 R2 T8 R3 L7 R7 N7

M2

N8

M3

E7 D3

J7 K7

K9

L3 K3 J3

12

OPS

R7801

R7801 4K99R2F-L-GP

4K99R2F-L-GP

D D

C C

CLKA0[78,81] CLKA0#[78,81]

DQ1

DQ0

1D5V_VGA_S0

FBA_VREF_0

R7808

1 2

OPS

243R2F-2-GP

CKEA0[78,81]

CASA0#[78,81] RASA0#[78,81]

FBA_ZQ0

MAA0[78,81,82] MAA1[78,81,82] MAA2[78,81,82] MAA3[78,81,82] MAA4[78,81,82] MAA5[78,81,82] MAA6[78,81,82] MAA7[78,81,82] MAA8[78,81,82] MAA9[78,81,82] MAA10[78,81,82] MAA11[78,81,82] MAA12[78,81,82]

MAA_BA0[78,81,82] MAA_BA1[78,81,82] MAA_BA2[78,81,82]

DQMA1[78] DQMA0[78]

CKEA0

WEA0#[78,81]

Check

B B

Frame Buffer Patition A-Lower Half

FBA_VREF_0

C8147

SCD1U16V2KX-3GP

C8147

SCD1U16V2KX-3GP

12

OPS

20160701 decap follow decap plan file

VRAM1

OPS

DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8

DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15

LDQS

LDQS#

UDQS

UDQS#

ODT

CS#

RESET#

NC#J1 NC#J9 NC#L1 NC#L9

NC#M7

NC#T3 NC#T7

VSS

VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ

VDD VDD VDD VDD VDD VDD VDD VDD VDD

VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ

VREFDQ VREFCA ZQ

A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC#

72.41K26.00U

BA0 BA1 BA2

LDM UDM

CK CK#

CKE

WE# CAS# RAS#

MT41K256M16HA-107G-E-GP

R7807

R7807 4K99R2F-L-GP

4K99R2F-L-GP

E3 F7 F2 F8 H3 H8 G2 H7 D7 C3 C8 C2 A7 A2 B8 A3

F3 G3

C7 B7

K1 L2

T2 J1

J9 L1 L9 M7 T3 T7

A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9

B1 B9 D1 D8 E2 E8 F9 G1 G9

4

3

Data Bits 31:0 RANK 0

DQA0_14 DQA0_12 DQA0_15 DQA0_8 DQA0_9 DQA0_11 DQA0_13 DQA0_10 DQA0_2 DQA0_7 DQA0_0 DQA0_4 DQA0_3 DQA0_5 DQA0_1 DQA0_17 DQA0_6

20160728 CAP change 78.10520.2BL to 78.10523.L2L

1D5V_VGA_S0

DQA0_[31..0] [78,81]

DQ1

DQ0

QSAP_1 [78] QSAN_1 [78]

QSAP_0 [78] QSAN_0 [78]

ODTA0 [78,81]

CSA0#_0 [78,81] DRAM_RST [78,81,82]

MAA15 [78,81,82] MAA13 [78,81,82] MAA14 [78,81,82]

C8136

Do Not StuffDYC8136

Do Not Stuff

DY

12

1D5V_VGA_S0

DQ1

DQ0

R7811

1 2

OPS

243R2F-2-GP

DQ3

DQ2

CLKA0[78,81] CLKA0#[78,81]

CKEA0[78,81]

Place close VRAM2VDDQ ball

C8145

Do Not StuffDYC8145

Do Not Stuff

C8144

SC1U10V2KX-1GP

C8144

SC1U10V2KX-1GP

C8137

Do Not StuffDYC8137

Do Not Stuff

OPS

12

DY

12

FBA_VREF_0

FBA_ZQ1

MAA0[78,81,82] MAA1[78,81,82] MAA2[78,81,82] MAA3[78,81,82] MAA4[78,81,82] MAA5[78,81,82] MAA6[78,81,82] MAA7[78,81,82] MAA8[78,81,82] MAA9[78,81,82] MAA10[78,81,82] MAA11[78,81,82] MAA12[78,81,82]

MAA_BA0[78,81,82] MAA_BA1[78,81,82] MAA_BA2[78,81,82]

DQMA3[78] DQMA2[78]

WEA0#[78,81] CASA0#[78,81] RASA0#[78,81]

Do Not StuffDYC8138

Do Not Stuff

12

1D5V_VGA_S0

CKEA0

C8138

OPS

B2 D9 G7

K2

K8 N1 N9 R1 R9

A1

A8 C1 C9 D2

E9

F1 H2 H9

H1 M8

L8

N3

P7

P3 N2

P8

P2 R8 R2

T8 R3

L7 R7 N7

M2 N8 M3

E7 D3

J7

K7

K9

L3

K3

J3

C8142

SC1U10V2KX-1GP

C8142

SC1U10V2KX-1GP

DY

12

VRAM2

OPS

RESET#

12

DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8

DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15

LDQS

LDQS#

UDQS

UDQS#

ODT

CS#

NC#J1

NC#J9 NC#L1 NC#L9

NC#M7

NC#T3 NC#T7

VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS

VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ

C8139

SC1U10V2KX-1GP

C8139

SC1U10V2KX-1GP

VDD VDD VDD VDD VDD VDD VDD VDD VDD

VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ

VREFDQ VREFCA ZQ

A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC#

72.41K26.00U

BA0 BA1 BA2

LDM UDM

CK CK#

CKE

WE# CAS# RAS#

MT41K256M16HA-107G-E-GP

1.0uF(X7R) K0603 ×8

C8143

Do Not StuffDYC8143

Do Not Stuff

12

DQA0_27

E3

DQA0_28

F7

DQA0_25

F2

DQA0_29

F8

DQA0_26

H3

DQA0_30

H8

DQA0_24

G2

DQA0_31

H7

DQA0_21

D7

DQA0_19

C3

DQA0_23

C8

DQA0_16

C2

DQA0_20

A7 A2

DQA0_22

B8

DQA0_18

A3 F3

G3 C7

B7 K1 L2

T2 J1

J9 L1 L9 M7 T3 T7

A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9

B1 B9 D1 D8 E2 E8 F9 G1 G9

10uF(X5R) M0805 ×2

20160720 change 78.10623.51L to 78.10610.5BL

DY

12

C8140

OPS

Do Not Stuff

2

DQA0_[31..0] [78,81]

DQ3

DQ2

QSAP_3 [78] QSAN_3 [78]

QSAP_2 [78] QSAN_2 [78]

ODTA0 [78,81]

CSA0#_0 [78,81] DRAM_RST [78,81,82]

MAA15 [78,81,82] MAA13 [78,81,82] MAA14 [78,81,82]

12

C8141

SC10U6D3V3MX-GP

1

Place close VRAM2 VDD ball

1D5V_VGA_S0

DQ3

DQ2

12

C8154

DY

Do Not Stuff

12

C8156

DY

0.1uF(X7R) K0402 ×4

12

C8155

OPS

SCD1U16V2KX-3GP

12

C8157

DY

Do Not Stuff

Place close VRAM1VDDQ ball

1D5V_VGA_S0

12

DY

Do Not Stuff

C8149

12

Do Not Stuff

C8150

DY

0.1uF(X7R) K0402 ×4

12

C8151

DY

Do Not Stuff

12

C8152

DY

Do Not Stuff

R7805 R7810

Single Rank, 40.2 Ohm = 64.40R25.6DL Dual Rank, 80.6 Ohm = 64.80R65.6DL

12

R7805

R7805 40D2R2F-GP

40D2R2F-GP

Dual/Single

CLKA0_CLKA0#

CLKA0#CLKA0

12

R7806

R7806 40D2R2F-GP

40D2R2F-GP

Dual/Single

12

C8146

C8146 SCD01U50V2KX-1GP

SCD01U50V2KX-1GP

Dual/Single

10uF(X5R) M0805 ×2

20160720 change 78.10623.51L to 78.10610.5BL

C8131

Do Not StuffDYC8131

Do Not Stuff

OPS

12

DY

12

C8133

SC10U6D3V3MX-GP

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

12

C8134

Do Not Stuff

2

Title

Size Document Number Rev

Size Document Number Rev A3

A3

Monday, December 26, 2016

Date: Sheet of

VRAM1,2 (1/4)

Taos KBL-U

Taipei Hsien 221, Taiwan, R.O.C.

81 105

1

X00

12

C8135

SC1U10V2KX-1GP

C8135

SC1U10V2KX-1GP

1.0uF(X7R) K0603 ×8

Do Not StuffDYC8153

Do Not Stuff

DY

12

C8153

DY

A A

1D5V_VGA_S0

DY

5

4

Place close VRAM1 VDD ball

C8129

Do Not StuffDYC8129

Do Not Stuff

12

DY

C8130

Do Not StuffDYC8130

Do Not Stuff

12

DY

C8148

Do Not StuffDYC8148

Do Not Stuff

12

DY

C8158

Do Not StuffDYC8158

Do Not Stuff

12

DY

C8132

Do Not StuffDYC8132

Do Not Stuff

OPS

12

3

Vinaﬁx.com

5

Main Func = dGPU

4

20160701 decap follow decap plan file

Data Bits 63:32 RANK 0

3

2

1

1D5V_VGA_S0

D D

1D5V_VGA_S0

FBA_VREF_1

R8205

1 2

OPS

243R2F-2-GP

C C

DQ6 DQ4

CLKA1[78,82] CLKA1#[78,82]

CKEA1[78,82]

B B

FBA_ZQ2

MAA0[78,81,82] MAA1[78,81,82] MAA2[78,81,82] MAA3[78,81,82] MAA4[78,81,82] MAA5[78,81,82] MAA6[78,81,82] MAA7[78,81,82] MAA8[78,81,82] MAA9[78,81,82] MAA10[78,81,82] MAA11[78,81,82] MAA12[78,81,82]

MAA_BA0[78,81,82] MAA_BA1[78,81,82] MAA_BA2[78,81,82]

DQMA6[78]

CKEA1

WEA1#[78,82] CASA1#[78,82] RASA1#[78,82]

VRAM3

B2

VDD

D9

VDD

G7

VDD

K2

VDD

K8

VDD

N1

VDD

N9

VDD

R1

VDD

R9

VDD

A1

VDDQ

A8

VDDQ

C1

VDDQ

C9

VDDQ

D2

VDDQ

E9

VDDQ

F1

VDDQ

H2

VDDQ

H9

VDDQ

H1

VREFDQ

M8

VREFCA

L8

ZQ

N3

A0

P7

A1

P3

A2

N2

A3

P8

A4

P2

A5

R8

A6

R2

A7

T8

A8

R3

A9

L7

A10/AP

R7

A11

N7

A12/BC#

72.41K26.00U

M2

BA0

N8

BA1

M3

BA2

E7

LDM

D3

UDM

J7

OPS

CK

K7

CK#

K9

CKE

L3

WE#

K3

CAS#

J3

RAS#

MT41K256M16HA-107G-E-GP

DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8

DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15

LDQS

LDQS#

UDQS

UDQS#

ODT

CS#

RESET#

NC#J1 NC#J9 NC#L1 NC#L9

NC#M7

NC#T3 NC#T7

VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS

VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ

DQA1_22

E3

DQA1_17

F7

DQA1_23

F2

DQA1_16

F8

DQA1_20

H3

DQA1_21

H8

DQA1_19

G2

DQA1_18

H7

DQA1_14

D7

DQA1_8

C3

DQA1_15

C8

DQA1_11

C2

DQA1_12

A7

DQA1_10

A2

DQA1_13

B8

DQA1_9

A3 F3

G3 C7

B7 K1 L2

T2 J1

J9 L1 L9 M7 T3 T7

A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9

B1 B9 D1 D8 E2 E8 F9 G1 G9

DQA1_[31..0] [78,82]

DQ6

1D5V_VGA_S0

DQ5

QSAP_6 [78] QSAN_6 [78]

QSAP_5 [78]

QSAN_5 [78] ODTA1 [78,82] CSA1#_0 [78,82]

DRAM_RST [78,81,82]

MAA15 [78,81,82] MAA15 [78,81,82] MAA13 [78,81,82] MAA14 [78,81,82]

DQ6 DQ4

R8203

1 2

OPS

243R2F-2-GP

DQ7DQ5

CLKA1[78,82] CLKA1#[78,82]

CKEA1[78,82]

FBA_VREF_1

MAA0[78,81,82] MAA1[78,81,82] MAA2[78,81,82] MAA3[78,81,82] MAA4[78,81,82] MAA5[78,81,82] MAA6[78,81,82] MAA7[78,81,82] MAA8[78,81,82] MAA9[78,81,82] MAA10[78,81,82] MAA11[78,81,82] MAA12[78,81,82]

MAA_BA0[78,81,82] MAA_BA1[78,81,82] MAA_BA2[78,81,82]

DQMA4[78] DQMA7[78]DQMA5[78]

WEA1#[78,82] CASA1#[78,82] RASA1#[78,82]

1D5V_VGA_S0

FBA_ZQ3

CKEA1

VRAM4

B2

VDD

D9

VDD

G7

VDD

K2

VDD

K8

VDD

N1

VDD

N9

VDD

R1

VDD

R9

VDD

A1

VDDQ

A8

VDDQ

C1

VDDQ

C9

VDDQ

D2

VDDQ

E9

VDDQ

F1

VDDQ

H2

VDDQ

H9

VDDQ

H1

VREFDQ

M8

VREFCA

L8

ZQ

N3

A0

P7

A1

P3

A2

N2

A3

P8

A4

P2

A5

R8

A6

R2

A7

T8

A8

R3

A9

L7

A10/AP

R7

A11

N7

A12/BC#

72.41K26.00U

M2

BA0

N8

BA1

M3

BA2

OPS

E7

LDM

D3

UDM

J7

CK

K7

CK#

K9

CKE

L3

WE#

K3

CAS#

J3

RAS#

MT41K256M16HA-107G-E-GP

DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8

DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15

LDQS

LDQS#

UDQS

UDQS#

ODT

CS#

RESET#

NC#J1 NC#J9 NC#L1 NC#L9

NC#M7

NC#T3 NC#T7

VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS

VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ

DQA1_6

E3

DQA1_4

F7

DQA1_2

F2

DQA1_0

F8

DQA1_7

H3

DQA1_1

H8

DQA1_3

G2

DQA1_5

H7

DQA1_31

D7

DQA1_27

C3

DQA1_24

C8

DQA1_29

C2

DQA1_28

A7

DQA1_30

A2

DQA1_25

B8

DQA1_26

A3 F3

G3 C7

B7 K1 L2

T2 J1

J9 L1 L9 M7 T3 T7

A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9

B1 B9 D1 D8 E2 E8 F9 G1 G9

DQA1_[31..0] [78,82]

DQ4

DQ7

QSAP_4 [78] QSAN_4 [78]

QSAP_7 [78]

QSAN_7 [78] ODTA1 [78,82] CSA1#_0 [78,82]

DRAM_RST [78,81,82]

MAA13 [78,81,82] MAA14 [78,81,82]

DQ7DQ5

Place close VRAM1VDDQ ball

1D5V_VGA_S0

12

DY

Do Not Stuff

C8226

Do Not Stuff

12

C8227

DY

0.1uF(X7R) K0402 ×4

12

C8228

DY

Do Not Stuff

Place close VRAM1VDDQ ball

1D5V_VGA_S0

12

OPS

SCD1U16V2KX-3GP

C8222

Do Not Stuff

12

C8224

DY

0.1uF(X7R) K0402 ×4

12

C8223

OPS

SCD1U16V2KX-3GP

12

C8229

OPS

SCD1U16V2KX-3GP

12

C8225

DY

Do Not Stuff

Frame Buffer Patition A-Lower Half

R7905 R7910

Single Rank, 40.2 Ohm Dual Rank, 80.6 Ohm

12

R8201

R8201 40D2R2F-GP

40D2R2F-GP

Dual/Single

CLKA1_CLKA1#

CLKA1#CLKA1

12

R8202

R8202 40D2R2F-GP

40D2R2F-GP

Dual/Single

12

C8221

C8221 SCD01U50V2KX-1GP

SCD01U50V2KX-1GP

Dual/Single

FBA_VREF_1

1D5V_VGA_S0

12

R8204

OPS

4K99R2F-L-GP

12

OPS

12

OPS

R8206

R8206 4K99R2F-L-GP

4K99R2F-L-GP

C8230

SCD1U16V2KX-3GP

C8230

SCD1U16V2KX-3GP

20160728 CAP change 78.10520.2BL to 78.10523.L2L

1D5V_VGA_S0

OPS

Place close VRAM2VDDQ ball

C8216

Do Not StuffDYC8216

C8207

SC1U10V2KX-1GP

C8207

SC1U10V2KX-1GP

DY

12

Do Not Stuff

C8209

Do Not StuffDYC8209

Do Not Stuff

DY

OPS

12

10uF(X5R) M0805 ×2

20160720 change 78.10623.51L to 78.10610.5BL

C8211

SC1U10V2KX-1GP

C8211

SC1U10V2KX-1GP

OPS

DY

12

C8213

SC10U6D3V3MX-GP

C8214

Do Not Stuff

1.0uF(X7R) K0603 ×8

C8217

SC1U10V2KX-1GP

C8217

SC1U10V2KX-1GP

12

DY

C8210

Do Not StuffDYC8210

Do Not Stuff

12

DY

C8212

Do Not StuffDYC8212

Do Not Stuff

12

DY

C8215

Do Not StuffDYC8215

Do Not Stuff

OPS

12

C8208

Do Not StuffDYC8208

Do Not Stuff

3

1.0uF(X7R) K0603 ×8

Do Not StuffDYC8219

Do Not Stuff

DY

12

C8219

DY

A A

5

1D5V_VGA_S0

OPS

Place close VRAM1 VDD ball

C8201

Do Not StuffDYC8201

Do Not Stuff

C8202

SC1U10V2KX-1GP

C8202

SC1U10V2KX-1GP

DY

12

4

DY

C8218

Do Not StuffDYC8218

Do Not Stuff

OPS

12

C8220

SC1U10V2KX-1GP

C8220

SC1U10V2KX-1GP

12

OPS

C8204

SC1U10V2KX-1GP

C8204

SC1U10V2KX-1GP

DY

12

10uF(X5R) M0805 ×2

20160720 change 78.10623.51L to 78.10610.5BL

C8203

Do Not StuffDYC8203

Do Not Stuff

OPS

12

C8205

SC10U6D3V3MX-GP

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

C8206

SC10U6D3V3MX-GP

2

Title

VRAM3,4 (2/4)

Size Document Number Rev

A3

Date: Sheet of

Taos KBL-U

Taipei Hsien 221, Taiwan, R.O.C.

82 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = dGPU

Data Bits 31:0 RANK 1

Note : Dual Rank need add

D D

C C

B B

A A

5

4

3

2

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

Size Document Number Rev

Date: Sheet of

(Reserved) VRAM5,6 (3/4)

A3

Taos KBL-U

Taipei Hsien 221, Taiwan, R.O.C.

83 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

4

3

2

1

Main Func = dGPU

D D

C C

Data Bits 63:32 RANK 1

B B

2.DIS

Wistron Corporation

A A

Title

Size Document Number Rev

A4

Date: Sheet of

5

4

3

Date: Sheet of

2

Taos KBL-U

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

(Reserved) VRAM7,8 (4/4)

X00

84 105Monday, December 26, 2016

1

Vinaﬁx.com

5

Main Func = dGFX_CORE

4

3

2

1

DCBATOUT

PG8501

AMD MESO

10KR2J-3-GP

PR8501

PU8201_39

40

39

ISUMP_NB

NTC

11

PWR_VGA_CORE_NTC

1 2

12

PC8523

OPS

1 2

PQ8501

PQ8501 Do Not Stuff

Do Not Stuff

DY

EN/DEM_VGA

38

VSEN_NB

ISUMN_NB

ISEN212ISEN1

13

PWR_VGA_CORE_ISEN1

PWR_VGA_CORE_ISEN2

SCD1U25V2KX-GP

OPS

PR8536

PR8536 1K58R2F-GP

1K58R2F-GP

PR8501

PU8201_36

37

FB_NB

74.62771.033

ISUMP14ISUMN15VSEN

PWR_VGA_CORE_ISUMP

D D

3D3V_VGA_S0

VGA_SVC[79] TOPAZ_OCP[79] VGA_SVD[79]

C C

B B

A A

VGA_SVT[79]

DGPU_PW R_EN[20,86]

Do Not Stuff

EN/DEM_VGA[86]

3D3V_VGA_S0

1D8V_VGA_S0

PWR_VGA _CORE_VDD IO

PD8501

EN/DEM_VGA

K A

DY

PE_GPIO1 is for turning off PWR IC

PWR_VGA _CORE_VSUM-

PR8503 10KR 2F-2-GP

1 2

PC8502 SC D1U16V2KX-3GP

12

PR8546 Do N ot Stuff

1 2

PR8505 Do N ot StuffPR8505 Do Not Stuff

1 2

PC8503 SC 1KP50V2KX-1GP

1 2

20161212 PR8505 change 0 ohm to short pad

PR8506

1 2

OPS

100KR2F-L1-GP

PR8508

1 2

OPS

100KR2F-L1-GP

PR8509

1 2

PR8511

1 2

PR8512

1 2

PR8513

1 2

PR8514

1 2

12

PC8517

SCD22U10V2KX-1GP

OPS

5

OPS

OPS OPS

OPS

MESO

MESO OPS

OPS

PWR_VGA _CORE_NTC _NB PWR_VGA _CORE_IMON_NB PWR_VGA _CORE_SVC

Do Not Stuff

PWR_VGA _CORE_VR_H OT#

Do Not Stuff

PWR_VGA _CORE_SVD

Do Not Stuff

PWR_VGA _CORE_SVT

Do Not Stuff

PWR_VGA _CORE_ENAB LE

Do Not Stuff

PWR_VGA _CORE_PW ROK PWR_VGA _CORE_IMON

PR8516

PR8516 133KR2F-GP

133KR2F-GP

OPS

12

PC8518

SCD22U10V2KX-1GP

OPS

2K61R2F-1-GP

NTC-10K-29- GP-U

EN/DEM_VGA

12

PC8511

PC8511 SC1KP50V2KX-1G P

SC1KP50V2KX-1G P

OPS

12

PR8529

VGA_VSUM-_1

12

PR8533

OPS

PC8525

SCD1U25V2KX- GP

PWR_VGA _CORE_VDD IO

PU8501

1 2 3 4 5 6 7 8

9 10 41

ISL62771HRTZ-GP -U

100KR2F-L1-GP

OPS

12

PR8532

Do Not Stuff

11KR2F-L-GP

DY

OPS

12

OPS

Do Not Stuff

Do Not Stuff PR8539

PR8539

DY

3D3V_S5

NTC_NB IMON_NB SVC VR_HOT# SVD VDDIO SVT ENABLE PWROK IMON GND

OPS

PR8524

OPS

12

PC8522

PWR_VGA _CORE_EN_R #

12

OPS

PWR_VGA_CORE_UGATE_LX_NB

PWR_VGA_CORE_LGATE_NB

32

34

33

35

36

COMP_NB

LGATE_NB

PHASE_NB

UGATE_NB

PGOOD_NB

FB

COMP

RTN

16

18

19

17

PWR_VGA_CORE_RTN

PWR_VGA_CORE_VSEN

PWR_VGA_CORE_ISUMN

PWR_VGA _CORE_COMP

PR8530

PC8501 S CD01U50V2KX- 1GP

PC8524

1 2

DY

Do Not Stuff

Do Not Stuff PR8534

PR8534

5

6

VGA_CORE

123 4

PQ8206_3

4

PR8502

PR8502 10KR2J-3-GP

10KR2J-3-GP

OPS

31

BOOT_NB

BOOT2 UGATE2 PHASE2 LGATE2

VDDP

VDD LGATE1 PHASE1 UGATE1

BOOT1

PGOOD

20

PWR_VGA _CORE_PGOO D

PR8528

Do Not Stuff

1 2

Do Not Stuff

OPS

12

1 2

Do Not Stuff

PR8545

PR8545 Do Not Stuff

Do Not Stuff

DY

1 2

5V_S5

PWR_VGA _CORE_BOOT 2

30

PWR_VGA _CORE_UGAT E2

29

PWR_VGA _CORE_PHAS E2

28

PWR_VGA _CORE_LGATE 2

27 26

PWR_VGA _CORE_VDD

25

PWR_VGA _CORE_LGATE 1

24

PWR_VGA _CORE_PHAS E1

23

PWR_VGA _CORE_UGAT E1

22

PWR_VGA _CORE_BOOT 1

21

PC8514

SC180P50V2JN-1 GP

PC8515

12

SC330P50V2KX-3GP

DY

3D3V_VGA_S0

12

PR8518

PR8518 1KR2J-1-GP

1KR2J-1-GP

OPS

12

PC8512

PC8512 SC100P50V2JN-3 GP

SC100P50V2JN-3 GP

OPS

12

1 2

OPS

PR8531 10R 2J-2-GP

VGA_VDD_RU N_FB_H

PR8535 10R 2J-2-GP

1 2

PR8507

1 2

OPS

2D2R3-1-U- GP

PR8515

1 2

2D2R3-1-U- GP

PR8520

1 2

VGA_VDD_RU N_FB_L

PG8501

Do Not Stuff

Do Not Stuff PG8502

PG8502

Do Not Stuff

Do Not Stuff PG8503

PG8503

Do Not Stuff

Do Not Stuff PG8504

PG8504

Do Not Stuff

Do Not Stuff PG8505

PG8505

Do Not Stuff

Do Not Stuff PG8506

PG8506

Do Not Stuff

PWR_VGA _CORE__BOOT 2_1

SCD22U25V3KX- GP

PWR_VGA _CORE__BOOT 1_1

OPS

Do Not Stuff

PR8526

1 2

OPS

33KR2F-GP

OPS

1

TP8501TP8501

1

TP8502TP8502

12

OPS

PWR_VGA _CORE_PW ROK PWR_VGA _CORE_PGOO D

PC8507

1 2

OPS

1 2

SCD22U25V3KX- GP

PR8523

12

OPS

301R2F-GP

PR8525

1 2

OPS

1KR2F-3-GP

PR8527

1 2

OPS

2KR2F-3-GP

VGA_CORE

PR8544

3

PC8510

OPS

DGPU_PW ROK [19,24,79]

PWR_VGA _CORE_FB_RPWR_VGA _CORE_FB

PWR_VGA _CORE_VSEN

PWR_VGA _CORE_COMP _1PWR_VGA_COR E_FB2_R

1 2

5V_S5

Do Not Stuff

PWR_DC BATOUT_VG A_CORE1DCBATOUTPWR_DC BATOUT_VG A_CORE2

PG8511

1 2

Do Not Stuff

Do Not Stuff PG8512

PG8512

1 2

Do Not Stuff

Do Not Stuff PG8513

PG8513

1 2

Do Not Stuff

Do Not Stuff PG8514

PG8514

1 2

Do Not Stuff

Do Not Stuff PG8515

PG8515

1 2

Do Not Stuff

Do Not Stuff PG8516

PG8516

1 2

Do Not Stuff

PR8510

1R2F-GP

12

1 2

OPS

PC8508 SC1U10V2KX-1 GP

OPS

1 2

PC8509 SC1U10V2KX-1 GP

OPS

PC8513

12

OPS

SC1KP50V2KX-1G P

PC8516

1 2

OPS

SC330P50V2KX-3GP

PWR_VGA _CORE_UGAT E1

PWR_VGA _CORE_PHAS E1

PWR_VGA _CORE_LGATE 1

PWR_VGA _CORE_UGAT E2

PWR_VGA _CORE_PHAS E2

PWR_VGA _CORE_LGATE 2

Main source: 84.03669.037

PU8502

Do Not Stuff

1

OPS_84.03669.037

9 8

Do Not Stuff

PWR_VGA _SNUB1

Do Not Stuff

PWR_VGA _CORE_ISUMP

PWR_VGA _CORE_ISEN1

PWR_VGA _CORE_VSUM-

PWR_VGA _CORE_ISEN2

PU8502

PR8541

PC8506

DY

2 3 4 10

7 6 5

12

PR8517

1 2

3K65R2F-1-GP

PR8519

1 2

10KR2F-2-GP

PU8503

Do Not Stuff

1 9 8

Do Not Stuff

1 2

Do Not Stuff

PG8507

1 2

PWR_VGA_CORE_PH1

OPS

PR8521 1R 2F-GP

1 2

OPS

PR8522 10KR 2J-3-GP

1 2

Main source: 84.03669.037

PU8505

PU8504

Do Not Stuff

1 9 8

Do Not Stuff

PR8542

Do Not Stuff

PWR_VGA _SNUB2

PC8533

Do Not Stuff

PWR_VGA _CORE_ISUMP

PWR_VGA _CORE_ISEN2

PWR_VGA _CORE_VSUM-

PWR_VGA _CORE_ISEN1

2

DY

2 3 4 10

7 6 5

12

DY

12

PR8537

1 2

OPS

3K65R2F-1-GP

PR8538

1 2

10KR2F-2-GP

OPS

PR8540

PR8543

Do Not Stuff

PG8509

1 2

PWR_VGA_CORE_PH2

1 2

10KR2J-3-GP

1 2

Do Not Stuff

OPS

1R2F-GP

OPS

PU8505

1 9

OPS_84.03669.037

8

Do Not Stuff

PL8502

OPS

68.R3310.201

IND-D33UH- 7-GP-U

PG8510

Do Not Stuff

20160811 DY for factory build up

PWR_DC BATOUT_VG A_CORE1

PC8527

PC8526

PC8528

12

2

DY

3 4 10

Do Not Stuff

7 6 5

PC8528

12

SC10U25V5KX-GP

OPS

DY

Do Not Stuff

PC8530

PC8529

SCD1U25V2KX-GP

12

SC10U25V5KX-GP

OPS

1 2

0412 add 0.1u for EMC

TDC=34A OCP<??A

PL8501

OPS

68.R3310.201

IND-D33UH- 7-GP-U

PG8508

PC8520

12

OPS

2 3 4 10

7 6 5

SC4D7U25V5KX-GP

0506 remove by G.O. 0506 remove by G.O.

VGA_CORE

Do Not Stuff

12

OPS

1 2

PWR_VGA_CORE_VO1

PWR_DC BATOUT_VG A_CORE2

PC8551

PC8519

12

OPS

SC10U25V5KX-GP

OPS

SC4D7U25V5KX-GP

PT8506

SE330U2VDM-4-GP

12

OPS

PT8507

SE330U2VDM-4-GP

PC8521

PC8552

SCD1U25V2KX-GP

12

SC10U25V5KX-GP

OPS

1 2

0412 add 0.1u for EMC

VGA_CORE

PC8535

PC8534

OPS

12

SC22U6D3V3MX-1-GP

OPS

85 105Monday, Decemb er 26, 2016

12

PT8501

OPS

SE330U2VDM-4-GP

1 2

PWR_VGA_CORE_VO2

0418 Location modify

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

Title

Size Document Num ber Rev

A2

Date: Sheet of

Taipei Hsie n 221, Taiwan, R.O. C.

VGA_CORE_RT8812

Taos KBL-U

1

EC8536

OPS

1 2

EC8537

SCD1U25V2KX-GP

OPS

1 2

X00

Vinaﬁx.com

Main Func = dGPU

5

4

3

2

1

3D3V_S0 to 3D3V_VGA_S0 Transfer

12

PR8606

PR8606 100KR2J-1-GP

100KR2J-1-GP

OPS

DGPU_PWR_EN[20,85]

12

PC8654

PC8654 SC2D2U10V3KX-L-GP

SC2D2U10V3KX-L-GP

12

OPS

3D3V_S0

12

DY

3D3V_S5

SC1U10V2KX-L1-GP

12

PR8671

PR8671 Do Not Stuff

Do Not Stuff

PR8601 Do Not Stuff

PR8619

PC8601

Do Not Stuff

12

Do Not Stuff

DY

PR8661

1 2

OPS

10KR2J-3-GP

PWR_1D35V_VCC

PC8655

PWR_1D35V_EN

PWR_1D35V_BOOT

PWR_1D35V_PG

PWR_1D35V_ILMT

PWR_1D35V_FB

PR8677

Do Not Stuff

1 2

DY

ILIM LOW , ILIM=6A ILIM FLOAT , ILIM=9A ILIM HIGH , ILIM=12A

1 2

3.3V_ALW_1

2N7002KDW-GP

DGPU_PWR_EN_R

High Active

12

OPS

DY

D D

C C

B B

A A

3D3V_VGA_S0

Do Not Stuff

SC22U6D3V5MX-2GP

PC8605

PC8604

12

DY

OPS

DCBATOUT 3D3V_S5

PWR_DCBATOUT_1D35V

PG8651

Do Not Stuff

1 2

PG8652

Do Not Stuff

1 2

PWR_DCBATOUT_1D35V

12

PC8651

OPS

SCD1U25V2KX-L-GP

3D3V_S5

20160624 remove TP8601 and PG8654 for layout

0D95V_VGA_S0_PG

EN rating 23V EN Rising Threshold : 0.8V

3D3V_S5

12

PC8603

Do Not Stuff

DY

PWR_1D35V_VCC PWR_1D5V

OPS

12

PC8652

PC8653

OPS

DY

SC10U25V5KX-L-GP

SC10U25V5KX-L-GP Do Not Stuff

Do Not Stuff

PR8673

100KR2J-1-GP

1 2

OPS

PG8655

Do Not Stuff

1 2

PR8672

1MR2J-1-GP

S D

PQ8604

OPS

17 15

2 3 4 5

11

1

9 13 14

PWR_1D35V_VCC

OPS

PJA3419-GP

G

6

123 4

PU8651

VCC BYP IN#2

IN#3 IN#4 IN#5

EN BS PG ILMT FB

SY8286RAC-GP

PQ8609

5

12

PC8602

PC8602 SCD47U25V3KX-1GP

SCD47U25V3KX-1GP

PR8674

Do Not Stuff

1 2

OPS

3D3V_VGA_S0

LX#6 LX#19 LX#20

NC#10 NC#12 NC#16

GND

25mA

PR8609

PR8609 Do Not Stuff

Do Not Stuff

DY

3D3V_VGA discharge

1 2

3.3V_RUN_VGA_1

PWR_1D35V_BOOT_APWR_1D35V_BOOT

6 19 20

10 12 16

7 8 18 21

PWR_1D35V_PH

PWR_1D35V_PG PWR_1D35V_VCC

GPU PWR Sequencing

3D3V_VGAS0

=> 0D95V_VGA_S0/1D8V_VGA_S0

=> 1D35V_VGA_S0

=> VGA_CORE

All the ASIC supplies must reach their respective nominal voltages withing of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50mV/us.

20ms

It is recommended that the 3.3V rail ramp up first.

It is recommended that the 0.95V rail reach at least 90% of its normal value no later than 2ms from the start of VDDC ramping up.

PC8656

SCD1U25V2KX-L-GP

1 2

OPS

PL8651

PL8651 COIL-1UH-34-GP-U1

COIL-1UH-34-GP-U1

Do Not Stuff

PC8662

SC470P50V2KX-L-GP

MagLayer. 6.86 x 6.47 x 3.0mm DCR: 9~10mOhm Idc :11A , Isat : 22A

1 2

OPS

PG8653

1 2

PWR_1D35V_FB_A

12

PR8675

PR8675 24K9R2F-L-GP

24K9R2F-L-GP

OPS

VOUT=0.6*(1+(R1/R2))

12

PR8676

PR8676 16K5R2F-2-GP

16K5R2F-2-GP

OPS

20160704 modify resistance for GPU power that change 1D35V to 1D5V

OPS

NEED double check

D8602

PWR_1D35V_EN

BAT54C-7-F-3-GP

75.00054.E7D

2nd = 83.R2003.W81

3rd = 75.00054.A7D

3rd = 75.00054.A7D 4th = 83.R2003.V81

4th = 83.R2003.V81

2

3.3V_RUN_VGA_1

3

OPS

1

EN/DEM_VGA[85]

12

PC8657

SC22U6D3V5MX-L3-GP

SC22U6D3V5MX-L3-GP SC22U6D3V5MX-L3-GP

SC22U6D3V5MX-L3-GP Do Not Stuff

Do Not Stuff

12

OPS

PC8658

OPS

design current = 2.7A

12

PC8659

PC8660

OPS

PWR_1D5V 1D5V_VGA_S0

PG8656

Do Not Stuff

1 2

PG8657

Do Not Stuff

1 2

PG8658

Do Not Stuff

1 2

12

PC8661

PG8660

DY

Do Not Stuff

1 2

PR8603

0D95V_VGA_EN

1 2

OPS

1KR2J-1-GP

3D3V_VGA_S0

12

PR8625

PR8625 10KR2J-3-GP

10KR2J-3-GP

OPS

0D95V_VGA_EN

D8601

0D95V_VGA_EN_R

2

OPS

1D8V_VGA_EN

1

BAT54C-7-F-3-GP

75.00054.E7D

2nd = 83.R2003.W81

3rd = 75.00054.A7D

4th = 83.R2003.V81

For power down sequence

2015/02/09 modify

12

OPS

3.3V_RUN_VGA_1

3

1D8V_VGA_EN

G

PC8612

SCD22U10V2KX-1GP

S

SYW232 for 0.95V_S5

PR8621

1 2

Do Not Stuff

PQ8608

2N7002K-2-GP

DY

OPS

12

1D8V_S5

12

OPS

PC8635

OPS

SCD1U16V2KX-3GP

D

PU8601

5

NC#5

IN

OPS

8

SGND

FB PG

4

PGND

LX

9

PGND

EN

SYW232DFC-GP

74.00232.033

PC8607

PC8607 Do Not Stuff

Do Not Stuff

3D3V_S5

12

PR8624

OPS

10KR2J-3-GP

0D95V_VGA_S0_PG

2015/02/09 modify

12

PR8650

PR8650 10KR2J-3-GP

10KR2J-3-GP

1D8V_VGA_EN#

3

1 2 6 7

PR8651

1 2

OPS

2K2R2J-2-GP

PWR_0D95V_FB 0D95V_VGA_S0_PG PWR_0D95V_PHASE 0D95V_VGA_EN_R

400mA

12

DY

1D8V_VGA_EN_R#

S

PC8634

PC8634 Do Not Stuff

Do Not Stuff

84.02130.031

84.02130.031 2nd = 84.00102.031

2nd = 84.00102.031 3rd = 84.03413.B31

3rd = 84.03413.B31

12

PC8621

SC10U6D3V3MX-GP

OPS

PQ8607

DMP2130L-7-GP

OPS

D

G

PWR_0D95V_PVDD

12

PC8622

DY

D

Do Not Stuff

1D8V_VGA_S0

DY

12

PC8623

OPS

1 2

12

PC8636

Do Not Stuff

SC1U10V2KX-1GP

Do Not Stuff

PL8601

OPS

IND-1UH-300-GP

PWR_0D95V_FB

Close Pin1

Vo=0.6x(1+R1/R2) =0.6x(1+30.1/51.1) =0.953

PG8601

PG8602

PR8622

PR8622 30K1R2F-L-GP

30K1R2F-L-GP

PR8623

PR8623 51K1R2F-GP

51K1R2F-GP

12

Design Current =1.35A

PWR_0D95V

12

R1

OPS

PC8624

SC22P50V2JN-4GP

OPS

PC8625

12

SC22U6D3V3MX-1-GP

OPS

12

OPS

R2

0D95V_VGA_S0

PG8603

1 2

Do Not Stuff

PG8604

1 2

Do Not Stuff

PC8626

12

SC22U6D3V3MX-1-GP

2.DIS

Title

DISCRETE VGA POWER

Size Document Number Rev

Size Document Number Rev Custom

Custom

Monday, December 26, 2016

Date: Sheet of

5

4

3

2

Date: Sheet of

1

Taos KBL-U

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

86 105

X00

Vinaﬁx.com

5

D D

C C

4

3

2

1

(Blanking)

B B

2.DIS

Wistron Corporation

A A

Title

Size Document Number Rev

A4

Date: Sheet of

5

4

3

Date: Sheet of

2

Taos KBL-U

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Reserved

87 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

D D

C C

4

3

2

1

(Blanking)

B B

2.DIS

Wistron Corporation

A A

Title

Size Document Number Rev

A4

Date: Sheet of

5

4

3

Date: Sheet of

2

Taos KBL-U

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Reserved

88 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

Main Func = UnusedParts

4

3

2

1

H2

H1

H1 Do Not Stuff

Do Not Stuff

D D

1

Do Not Stuff

H2 Do Not Stuff

Do Not Stuff

1

Do Not Stuff

H3

H3 Do Not Stuff

Do Not Stuff

1

Do Not Stuff

20160614 change by connector list

HGPU2

HGPU1

HGPU1 STF237R128H44-GP

STF237R128H44-GP

34.4UV28.201

1

OPS

C C

HGPU2 STF237R128H44-GP

STF237R128H44-GP

34.4UV28.201

1

OPS

HGPU3

HGPU3 STF237R128H44-GP

STF237R128H44-GP

34.4UV28.201

1

OPS

Main Func = EMICapacitors

20161104 RF add

FC9722

12

FC9724

SC470P50V2KX-L-GP

WWAN

12

FC9725

SC470P50V2KX-L-GP

WWAN

12

FC9726

SC470P50V2KX-L-GP

WWAN

12

FC9727

SC470P50V2KX-L-GP

WWAN

12

SC470P50V2KX-L-GP

WWAN

20160614 change by connector list

H5

H4

H4 Do Not Stuff

Do Not Stuff

1

Do Not Stuff

H5 Do Not Stuff

Do Not Stuff

1

Do Not Stuff

20160711 remove HGPU4 HGPU5 HGPU6

Mind the voltage rating of the caps.

12

FC9702

SC470P50V2KX-L-GP

DCBATOUT

12

FC9701

20160706 RF need to reserve

12

FC9704

FC9703

SCD1U25V2KX-GP

WWAN

SC470P50V2KX-L-GP

SCD1U25V2KX-GP

WWAN

DY

Do Not Stuff

12

EC9701

H6

H6 Do Not Stuff

Do Not Stuff

1

Do Not Stuff

12

EC9702

DY

Do Not Stuff

DY

Do Not Stuff

12

EC9703

DY

Do Not Stuff

12

EC9704

Do Not Stuff

DY

12

EC9705

HCPU1

HCPU1 Do Not Stuff

Do Not Stuff

1

Do Not Stuff

SPR2

12

FC9718

SC470P50V2KX-L-GP

Spring

1

12

FC9721

SPR2 SPRING-24-GP-U

SPRING-24-GP-U

34.45T31.001

DY

Do Not Stuff

SPR1

SPR1 SPRING-43-GP-U

SPRING-43-GP-U

Spring

1

34.15J03.001

20160822 change EC9706 EC9708 EC9711 EC9713 EC9709 to FC9717 FC9718 FC9719 FC9720 FC9721 , DY to stuff and 0.1u to 470P by RF

12

EC9707

FC9717

SC470P50V2KX-L-GP

DY

Do Not Stuff

12

EC9710

SC470P50V2KX-L-GP

HCPU3

12

FC9720

HCPU3 Do Not Stuff

Do Not Stuff

1

Do Not Stuff

20160623WWAN2 change 34.4SE26.101 to 34.4SE26.201 WLAN2change 34.4YG18.101 to 34.4YG18.201

WWAN2

WWAN2 STF236R128H93-GP

STF236R128H93-GP

WWAN

1

34.4LY03.201

12

Do Not Stuff

DY

12

EC9714

DY

Do Not Stuff

EC9715

Do Not Stuff

DY

12

EC9716

HCPU2

HCPU2 Do Not Stuff

Do Not Stuff

1

Do Not Stuff

20161215 WWAN2 change 34.4SE26.201 to 34.4LY03.201 !! WLAN2 change 34.4YG18.201 to 34.4LO45.201

SPR3

SPR3 SPRING-24-GP-U

SPRING-24-GP-U

Spring

1

34.45T31.001

12

FC9719

EC9712

SC470P50V2KX-L-GP

DY

Do Not Stuff

HCPU4

HCPU4 Do Not Stuff

Do Not Stuff

1

Do Not Stuff

WLAN2

WLAN2 STF237R128H128-3-GP

STF237R128H128-3-GP

1

34.4LO45.201

20160623 change 34.44L12.101 to 34.4YG18.201

20160822 change EC to FC ,DY to stuff and 0.1u to 470P by RF

12

FC9723

Do Not Stuff

DY

12

EC9724

Do Not Stuff

DY

12

EC9717

SC470P50V2KX-L-GP

DY

12

EC9726

LCD2

LCD2 STF236R128H101-4-GP

STF236R128H101-4-GP

1

34.4YG18.201

12

EC9727

EC9728

DY

EC9728

Do Not Stuff

DY

Do Not Stuff

12

FC9728

SC470P50V2KX-L-GP

WWAN

12

FC9733

SC470P50V2KX-L-GP

WWAN

12

FC9730

SC470P50V2KX-L-GP

WWAN

12

FC9735

SC470P50V2KX-L-GP

WWAN

5V_S0

EC9720

12

Do Not Stuff

DY

5

WWAN

FC9729

B B

FC9734

A A

20160822 reserve by RF

DCBATOUT 3D3V_S0 TP_VDD 1D2V_S3 5V_S0 0D6V_S0 3D3V_S5_KBC 0D6V_S0 5V_S0 3D3V_S5_KBC 5V_S0 2D5V_S35V_S0 1D2V_S3

FC9710

1 2

DY

Do Not Stuff

12

FC9731

SC470P50V2KX-L-GP

12

FC9736

SC470P50V2KX-L-GP

EC9719

12

DY

Do Not Stuff

12

FC9732

SC470P50V2KX-L-GP

WWAN

12

FC9737

SC470P50V2KX-L-GP

WWAN

EC9718

EC9721

12

DY

Do Not Stuff

FC9716

1 2

DY

12

20161108 RF change DY to stuff

20160822 FC9701 FC9703 change DY to stuff and 1u to 470P by RF

20160822 DY to stuff and 1u to 470P by RF

12

Do Not Stuff

DY

Do Not Stuff

EC9722

Do Not Stuff

FC9711

1 2

DY

20160706 RF need to reserve

Do Not Stuff

DY

4

12

FC9708

Do Not Stuff

FC9712

Do Not Stuff

12

FC9707

DY

1 2

DY

12

FC9709

Do Not Stuff

DY

20161108 RF change DY to stuff

12

FC9706

SCD1U25V2KX-GP

WWAN

AUD_AGND

EC9745

EC9743

EC9745

12

DY

Do Not Stuff

DY

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

1

89 105

X00

EC9744

EC9739

DY

Do Not Stuff

2.DIS

Title

UNUSED PARTS/EMI Capacitors

Size Document Number Rev

Size Document Number Rev A3

A3

A3 Date: Sheet of

Date: Sheet of

DY

5V_S53D3V_S0

DY

12

EC9734

Do Not Stuff

DY

12

EC9732

Do Not Stuff

DY

FC9715

Do Not Stuff

EC9733

12

1 2

DY

1D5V_VGA_S0

EC9725

Do Not Stuff

12

Do Not Stuff

DY

2

20160822 change EC to FC ,DY to stuff and 1u to 470P by RF

EC9737

EC9735

12

FC9705

SC470P50V2KX-L-GP

DY

Do Not Stuff

DY

FC9713

1 2

12

DY

EC9735

12

EC9736

12

Do Not Stuff

DY

Do Not Stuff

FC9738

WWAN

Do Not Stuff

3

SC470P50V2KX-L-GP

FC9714

1 2

12

DY

Do Not Stuff

Taos KBL-U

Monday, December 26, 2016

Vinaﬁx.com

5

D D

C C

4

3

2

1

(Blanking)

B B

2.DIS

Wistron Corporation

A A

Title

Size Document Number Rev

A4

Date: Sheet of

5

4

3

Date: Sheet of

2

Taos KBL-U

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Reserved

90 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

SSID = TPM

20160602 modfiy DUMMY Name

3D3V_TPM

3D3V_S0

Q9101

G

TPM1

D D

C C

PLT_RST#

20160624 change 3D3V_S5 to 3D3V_S5_PCH

3D3V_S0

20161212 R9145 change 0 ohm to short pad

R9145 Do N ot StuffR9145 Do Not S tuff

1 2

3D3V_S5_PCH

R9146

1 2

DY

S

Do Not Stuff

2ND = 84.2N702.031

3rd = 084.27002.0B31

R9110

1 2

Do Not Stuff

20161024 0ohm to short pad

20161012 modify from 3D3V_S5_PCH to 3D3V_S5

20161212 R9143 change 0 ohm to short pad

+UZ12_TPM

Do Not Stuff

C9114

SC4D7U6D3V3KX-GP

C9114

SC4D7U6D3V3KX-GP

12

TPM2

0516 Vendor suggest

12

R9114

R9114 Do Not Stuff

Do Not Stuff

TPM1

PLT_RST#_Q

D

20150613 modify

SPI_CS2#_R[18,91]

SPI_SO_ROM[18,24,25,91]

SPI_SI_ROM[18,24,25,91]

SPI_CLK_ROM[18,24,25,91]

3D3V_S5 3D3V_TPM_1

R9143

1 2

Do Not Stuff

TPM2

C9117

SCD1U16V2KX-3GP

20161018 add CAP vendor suggest

TPM2

C9115 SC D1U16V2KX-3 GP

1 2

TPM2

C9116 SC D1U16V2KX-3 GP

1 2

TPM2

20150613 modify

SPI_CS2#_R[18,91]

SPI_SO_ROM[18,24,25,91]

SPI_SI_ROM[18,24,25,91]

SPI_CLK_ROM[18,24,25,91]

SPI_SO_ROM SPI_SI_ROM SPI_CLK_ROM

SPI_IRQ#

C9106

SC4D7U6D3V3KX-GP

C9106

SC4D7U6D3V3KX-GP

12

TPM2

PLT_RST#_Q PLT_RST#_Q_TPM2

3D3V_TPM

R9119 Do Not Stuff

PLT_RST#_Q PLT_RST#_Q_T PM1

R9113 D o Not Stuff

1 2

SPI_SO_ROM SPI_SI_ROM SPI_CLK_ROM

R9140 10K R2J-3-GP

1 2

TPM2

20161212 R9130 change 0 ohm to short pad

R9130D o Not Stuff R9130D o Not Stuff

1 2

R9134 33R 2J-2-GP

1 2

TPM2

R9139 33R 2J-2-GP

1 2

TPM2

R9132 33R 2J-2-GP

1 2

TPM2

20160621 If not used, it is ok to left it unconnected

R9135 D o Not Stuff

1 2

DY

R9144

1 2

Do Not Stuff

20161024 0ohm to short pad

3D3V_TPM

20161212 R9147 R9149 change 0 ohm to short pad

20161024 0ohm to short pad

TPM_VDD14

TPM_VDD22

1 2 1 2

R9136 Do N ot StuffR9136 Do Not S tuff

1 2

R9147 Do N ot StuffR9147 Do Not S tuff R9149 Do N ot StuffR9149 Do Not S tuff

C9113

12

3D3V_TPM

SCD1U16V2KX-3GP

20160621 modify

1 2

TPM1_MP

4

20160615 modify 0ohm 0603 to 0402

SPI_IRQ# SPI_IRQ#_TPM1

R9117 Do N ot Stuff

1 2

TPM1_MP

U9101 change to ATTPM20P-G1MA1-ABF

U9101

SPI_CS2#_R_TPM1

TPM1

SPI_SO_ROM_TPM1

R9137 D o Not Stuff

1 2

TPM1

R9152 D o Not Stuff

1 2

TPM1

R9150 D o Not Stuff

1 2

TPM1

R9151 D o Not Stuff

1 2

TPM1

SPI_CS2#_R_TPM2

SPI_SO_ROM_TPM2

SPI_SI_ROM_TPM2

SPI_CLK_ROM_TPM2

SPI_IRQ#_TPM2 SPI_CS2#_R

U9101 and U9104 co-layout

+UZ12_TPM TPM_VSB

SPI_SO_ROM_TPM2 SPI_SI_ROM_TPM2 SPI_IRQ#_TPM2

SPI_CLK_ROM_TPM2 SPI_CS2#_R_TPM2

SERIRQ_TPM

12

R9148

R9148 10KR2J-3-GP

10KR2J-3-GP

TPM2

U9101

1

SPI_CS#

2

MISO

3

SPI_RST#

4

GND

Do Not Stuff

SPI_CS2#_R_TPM1 SPI_SO_ROM_TPM1 SPI_SI_ROM_TPM1 SPI_CLK_ROM_TPM1

TPM1

PIRQ#

SPI_CLK

MOSI

VCC

GND

EV Reseved for modern stanby

EC_SLP_S0IX#[17,24,40]

U9104

8

VDD

1

TPM_VDD14 TPM_VDD22

VSB

14

VHIO

22

VHIO

24

LAD0/MISO

21

LAD1/MOSI

18

LAD2/SPI_IRQ#

15

LAD3

17

LRESET#/SPI_RST#/SRESET#

19

LCLK/SCLK

20

LFRAME#/SCS#

27

SERIRQ

28

LPCPD#

4

PP

5

TEST

12

RESERVED

071.00650.0J03

20160615 change P/N 071.00650.0I03to 071.00650.0J03

20160624 modify TPM GPIO2 to connect SLP_S0 for modern standby

CLKRUN#/GPIO4/SINT#

TPM2

NPCT650JB2YX-G P

8

SPI_IRQ#_TPM1

7

SPI_CLK_ROM_TPM1

6

SPI_SI_ROM_TPM1

5 9

R9142

Do Not Stuff

SDA/GPIO0 GPIO1/SCL GPX/GPIO2

GPIO3/BADD

12

DY

29 30 3 6 13

2

NC#2

7

NC#7

10

NC#10

11

NC#11

25

NC#25

26

NC#26

31

NC#31

9

GND

16

GND

23

GND

32

GND

33

GND

3

20160721 remove by charles

C9104

C9102

Do Not Stuff

SCD1U16V2KX-3GP

S

G

R9141

1 2

10KR2J-3-GP

10KR2J-3-GP R9120

R9120

1 2

Do Not Stuff

Do Not Stuff R9133

R9133

1 2

Do Not Stuff

12

TPM

Q9104

DY

Do Not Stuff

3D3V_S0

TPM2

DY

12

C9103

Do Not Stuff

TPM1_EVT

SPI_CS2#_R

TPM_GPIO0 TPM_GPIO2 TPM_GPIO4 SPI_CS2#_R

20160624 Replace R9133 with 2K resistor

12

DY

3D3V_TPM

D

20160615 add "3D3V_S5_PCH" and use the power

3D3V_TPM

12

C9101

C9105

Do Not Stuff

12

DY

12

R9138

DY

Do Not Stuff

TPM_GPIO2

R9102

R9102 Do Not Stuff

Do Not Stuff

20161212 R9103 change 0 ohm to short pad

TPM_GPIO2

12

R9131

DY

Do Not Stuff

R9101

1 2

DY

Do Not Stuff

1 2

DY

R9103

1 2

Do Not Stuff

D

DY

Q9102

Q9102 Do Not Stuff

Do Not Stuff

D

3D3V_S5

3D3V_S0

3D3V_S5_PCH

S

Do Not Stuff

G

Q9102.G

Do Not Stuff

3D3V_TPM

R9129

1 2

DY

2

1

B B

CPM

3D3V_S0 3D3V_S5

R9122

CPM

Do Not Stuff

20160720 change 78.10623.51L to 78.10610.5BL

A A

1 2

PLT_RST#

CPM

R9125

R9125 Do Not Stuff

Do Not Stuff

1 2

12

Do Not Stuff

C9107

Do Not Stuff

C9108

12

CPM

Do Not Stuff

D

CPM

1 2

DY

5

Q9103

12

CPM

C9109

Do Not Stuff

G

S

C9110

12

CPM

3D3V_TPM

U9102

CPM_RST_R

U9102

9

VDD

20

VDD

25

VDD

1

NC#1

2

NC#2

3

NC#3

4

NC#4

5

NC#5

6

NC#6

7

NC#7

8

NC#8 NC#1010GND

12

NC#12

13

NC#13

14

NC#14

15

NC#15

17

NC#17

28

NC#28

29

NC#29

30

NC#30

31

NC#31

CPM

Do Not Stuff

3D3V_CPM_Z32H

Do Not Stuff

C9112

12

DY

12

R9124

CPM

Do Not Stuff

LRESET# LFRAME#

LCLK

LAD0 LAD1 LAD2 LAD3

GND GND GND GND

CPM_RST_R

18

LPC_LFRAME#_C PM

23

L_CPM_CLK

22

LPC_LAD0_CPM

27

LPC_LAD1_CPM

24

LPC_LAD2_CPM

21

LPC_LAD3_CPM

19

11 16 26 32 33

R9154 Do Not Stuff

R9154 Do Not Stuff R9155 Do Not Stuff

R9155 Do Not Stuff R9156 Do Not Stuff

R9156 Do Not Stuff R9157 Do Not Stuff

R9157 Do Not Stuff

4

R9123

DY

R9122

20160616 add

R9158

1 2

CPM

1 2

CPM

1 2

CPM

1 2

CPM

1 2

CPM

Layout Note:

Close to KBC1

Do Not Stuff

LPC_LFRAME# [18,24,68]

LPC_LAD0 LPC_LAD1 LPC_LAD2 LPC_LAD3

LPC_LAD[3..0] [18,24,68]

PCI_CLK_LPC1_B[18]

Layout Note:

20160620 modify

3

Close to CPU

R9121

1 2

LPC

Do Not Stuff

R9153

1 2

CPM

Do Not Stuff

PCI_CLK_LPC1_B_R

U9103

1

IN

2

OE

3

Q1 GND4Q2

Do Not Stuff

L_CPM_CLK_R

CPM

3D3V_S0

8

Q4

7

Q3

6

VDD

5

R9126 Do N ot Stuff

CPM

CLK_PCI_LPC_R

1 2

CPM

Do Not Stuff

C9111

12

R9127

1 2

CPM

2

20160617 follow Vegas by Keystone & Taos DTC planning file

Do Not Stuff

CLK_PCI_LPC [ 68]

L_CPM_CLK

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

Title

Size Document Num ber Rev

A2

Date: Sheet of

TPM2.0

Taos KBL-U

1

Taipei Hsie n 221, Taiwan, R.O. C.

91 105Monday, Decemb er 26, 2016

X00

Vinaﬁx.com

5

4

3

2

1

SSID = Finger Print

D D

20161212 R9203 change 0 ohm to short pad

R9203

1 2

Do Not Stuff

USB_CPU_PN3[16] USB_CPU_PP3[16]

20161212 R9204 change 0 ohm to short pad

PTWO-CON6-21-GP

C C

7 1

2 3 4 5 6 8

FPR1

020.K0002.0006

2nd = 20.K0824.006

USB_PP3_C USB_PN3_C

FP_PWR

20161024 remove EL9201

R9204

1 2

Do Not Stuff

12

C9201

SCD1U16V2KX-3GP

12

C9202

SC1U10V2KX-1GP

USB_PN3_C USB_PP3_C

R9201 Do Not Stuff

R9201 Do Not Stuff R9202 Do Not StuffR9202 Do Not Stuff

DY

1 2

12

For EMI Reserved

5V_S5 5V_S0

20160607 EC9201 EC 9202 change TVS

B B

20160622 TVS solution for FP : add TVS 075.09904.0A7C don't dummy

A A

5

FP_PWR USB_PN3_C USB_PP3_C

USB_PN3_C USB_PP3_C

AFTP8902 Do Not StuffAFTP8902 Do Not Stuff

1

AFTP8903 Do Not StuffAFTP8903 Do Not Stuff

1

AFTP8904 Do Not StuffAFTP8904 Do Not Stuff

1

ED9201

1

I/O1

2

I/O4

GND

VDD

I/O23I/O3

AZC099-04S-2-GP

075.09904.0A7C

6 5 4

4

5V_S0

12

EC9203

SC1U10V2KX-1GP

20160822 EC9203 change 0.1u to 1u and stuff by EMI

USB_PP3_C

EC9201

SC22P50V2JN-4GP

1 2

Layout Note:

close to FPR1

EC9202

USB_PN3_C

SC22P50V2JN-4GP

1 2

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Title

Size Document Number Rev

A3

Date: Sheet of

3

2

Date: Sheet of

Finger Print (Reserved)

Taos KBL-U

Taipei Hsien 221, Taiwan, R.O.C.

92 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

D D

C C

4

3

2

1

(Blanking)

B B

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

A A

Title

Size Document Number Rev

A4

Date: Sheet of

5

4

3

2

Taos KBL-U

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

(Reserved)

93 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

D D

C C

4

3

2

1

(Blanking)

B B

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

A A

Title

Size Document Number Rev

A4

Date: Sheet of

5

4

3

2

Taos KBL-U

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

(Reserved)

94 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

D D

C C

4

3

2

1

(Blanking)

B B

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

A A

Title

Size Document Number Rev

A4

Date: Sheet of

5

4

3

2

Taos KBL-U

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

(Reserved)

95 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

PLACE CLOSED TO PIN

3D3V_S5_IT8010

4

3

2

1

12

C9601

D D

SCD1U16V2KX-3GP

C C

IT8010/IT8011/IT8012 difference

DEVICE IT8010 IT8011 IT8012

I2C SAD+Read/Write patterns Command SAD[7:4] , A[2] , A[1] , A[0] , R/W= SAD+R/W Read Write Read

B B

Write

Read Write

0100 0100 0100 0100

0100 0100

PIN8 NC NC VCOREI

0 0 0 0

1 1

PIN18 VSTBY33 VSTBY18 VSTBY33

0 0 0 0

●

1 1

INT#_ITE8010[24] CLK_ITE8010[24]

DAT_ITE8010[24]

0 0 1 1

1 1

3D3V_S5 3D3V_S5_IT8010

20161024 0ohm to short pad

R9601

1 2

Do Not Stuff

IT8010_WRST#

A_A0 A_A1 A_A2

3D3V_S5 3D3V_S5 3D3V_S5

R9604

Do Not Stuff

1 0 1 0

1 0

01000001 (41h) 01000000 (40h) 01000011 (43h) 01000010 (42h)

01001111 (4Fh) 01001110 (4Eh)

A_A2 A_A1 A_A0

R9605

4K7R2J-2-GP

DY

1 2

All I/O Signals are 3.3V CMOS Level

U9601

18

VSTBY33

4

WRST#

7

INT

19

SCL

20

SDA

3

A0

2

A1

1

A2

5

NC#5

6

NC#6

8

NC#8

IT8010FN-BX-GP

071.08010.0A03

R9606

Do Not Stuff

R9607

4K7R2J-2-GP

GND

DY

GP0 GP1 GP2 GP3 GP4 GP5 GP6 GP7

VSS

1 2

AUX_EN_WOWL_GP0

9 10 11 12 13 14 15 16

17 21

Do Not Stuff

4K7R2J-2-GP

0516 add 0 ohm

R9608

R9609

DY

1 2

R9613 Do Not StuffR9613 Do Not Stuff

1 2

USB_CHG_EN [34] SATA#/BATT_LED_MUXCTL [64] MCARD_WWAN_PWREN [62] LCD_VCC_TEST_EN [24,55] NGFF_CONFIG_0 [62] NGFF_CONFIG_1 [62] WWAN_RADIO_DIS# [62]

20160720 follow vendor suggest change 0.1u to 1u, same with Keystone13

AUX_EN_WOWL [17,61]

CLK_ITE8010 DAT_ITE8010

10KR2J-3-GP

IT8010_WRST#

WWAN_RADIO_DIS#

20160629 RN9601 to DY 20160624 remove R9614 and merge R9615 R9616 to RN9601

20160728 RN9601 Change 066.10436.L001 to 66.10436.04L

USB_CHG_EN LCD_VCC_TEST_EN

R9612 100KR2J-1-GPR9612 100KR2J-1-GP

1 2

RN9601

1 2 3

DY

Do Not Stuff

4

3D3V_S5

R9610

SC1U10V2KX-1GP

DY

Do Not Stuff

DY

Do Not Stuff

C9603

R9602

12

R9603

12

1 2 12

3D3V_S5

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

A A

Title

Size Document Number Rev

A4

Date: Sheet of

5

4

3

2

Taos KBL-U

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

(Reserved)

96 105Monday, December 26, 2016

1

X00

Vinaﬁx.com

5

D D

C C

4

3

2

1

(Blanking)

B B

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

A A

Title

LVDS_Switch

Size Document Number Rev

Size Document Number Rev A4

A4

A4 Date: Sheet of

Date: Sheet of

5

4

3

Taos KBL-U

Monday, December 26, 2016

2

LVDS_Switch

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

97 105

1

X00

Vinaﬁx.com

5

20160707 follow Keystone add 3D3V_S5 pull high

4

3

2

1

D D

3D3V_S5

12

R9805

R9805 Do Not Stuff

MESW

C C

ME_FWP_EC ME_FWP_CPU

R9801 0R2J-2-GP

Do Not Stuff

MESW_MP

1 2

Default setting:pull high DY for production

ME_FWP_EC[24] ME_FWP_CPU[19]

Firmware SW

MESW1_BMESW1_B

12

R9804

Do Not Stuff

DY

ME_FWP_SOC

High

Normal Operation (Default)

1

A

C

C1

B

2

Do Not Stuff

Override

MESW1

MESW

BA

Low

B B

2.DIS

Wistron Corporation

A A

Title

Firmware SW

Size Document Number Rev

Size Document Number Rev A4

A4

Monday, December 26, 2016

Date: Sheet of

5

4

3

Date: Sheet of

2

Firmware SW

Taos KBL-U

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

X00

98 105

1

X00

Vinaﬁx.com

Main Func = Debug

5

4

3

2

1

1 2

DY

1 2

DY

1 2

XDP

CPU XDP

XDP1

1 2 3 4

5 6 7 8

9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

XDP

31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Do Not Stuff

NP1 61

62

63 64 NP2

CFG17 CFG16

CFG8 CFG9

CFG10 CFG11

CFG19 CFG18

CFG12 CFG13

CFG14 CFG15

PEG_CLK_XDP PEG_CLK_XDP#

TP_PMODE_XD P_RST_R_NFIVR_EN_R XDP_DBRESE T_XDP#

PCH_JTAG_T DOXDP_SMBDAT

XDP_SPI0_IO2

PCH_JTAG_T CK [4]

XDP_TCK_JT AGX [4]

1D0V_S5

XDP_TRST# [4]

XDP_TDI [4]

XDP_TMS [4] XDP_SPI0_IO2 [18]

3D3V_S5

DY

PCH_JTAG_T DO [4]

PLACE THIS NEAR CPU XDP CONNECTOR

C9905 Do Not Stuff

1 2

XDP

R9925 Do N ot Stuff

1 2

Layout Note:

placement close to PCH side

12

R9929

R9929 Do Not Stuff

Do Not Stuff

12

R9931

R9931 Do Not Stuff

Do Not Stuff

R9932

R9932 Do Not Stuff

Do Not Stuff

+V1.00A_XDP

12

C9902

C9902 Do Not Stuff

Do Not Stuff

DY

12

C9904

C9904 Do Not Stuff

Do Not Stuff

DY

(#544669 Rev0.52) NC.

R9933

1 2

XDP

Do Not Stuff

TP_PMODE_XD P_RST_R_N

1D0V_S5

XDP

R9927 D o Not Stuff

1 2

XDP_DBRESE T# [17]

+V1.00A_XDP

12

XDP

ITP_PMODE[6]

Layout Note: ROUTE WITH MINIMAL STUB WITH RESPECT TO CFG<0>

CFG0 FIVR_EN_R

Layout Note:

D D

ROUTE WITH MINIMAL STUB WITH RESPECT TO CFG<3>

CFG3

PM_RSMRST#[17]

SIO_PWRBTN #[17,24]

SPI0_MOSI_XDP[18]

C C

PCH_SMBDAT A

PCH_SMBCLK

PCIE_CLK_XDP_P[18] PCIE_CLK_XDP_N[18]

R9611

1 2

XDP

Do Not Stuff

R9902

1 2

XDP

Do Not Stuff

R9904 Do N ot Stuff

1 2

XDP

R9926 Do N ot Stuff

1 2

XDP

3D3V_S5

12

R9909

R9909 Do Not Stuff

Do Not Stuff

XDP

R9910

1 2

XDP

Do Not Stuff

R9913 D o Not Stuff

1 2

XDP

R9923 D o Not Stuff

1 2

XDP

XDP_PRSNT _PIN1

PM_RSMRST_PW RGD_XD P

BP_PWRG D_RST#

SPI0_MOSI_XDP_R

R9911 Do N ot Stuff

1 2

XDP

R9912 Do N ot Stuff

1 2

XDP

PEG_CLK_XDP PEG_CLK_XDP#

XDP

XDP_SMBDAT XDP_SMBCLK

12

C9901

C9901 Do Not Stuff

Do Not Stuff

C9903

C9903 Do Not Stuff

Do Not Stuff

XDP_PREQ#[16] XDP_PRDY#[16]

XDP_PRDY#

1D0V_S5

(#543016)Routing of this signal to CFG[0] is OPTIONAL.

XDP_TCLK[4]

XDP_TCLK1

XDP_TCLK

XDP_TDO_C PU[4]

XDP_PRSNT _PIN1

CFG0 CFG1

CFG2 CFG3

XDP_BPM0 XDP_BPM1

CFG4 CFG5

CFG6 CFG7

PM_RSMRST_PW RGD_XD P BP_PWRG D_RST#

SPI0_MOSI_XDP_R

XDP_SMBCLK XDP_TCLK1

EE Note: Use ZZ.00PAD.Q81 DUMMY PAD for MP.

(#544669)

R9914 Do N ot Stuff

R9915 Do N ot Stuff

R9919 Do Not Stuff

XDP_TDI

XDP_TMS

B B

A A

CFG[19:0][6]

XDP_BPM[3:0][4]

XDP_BPM2 XDP_BPM3

CFG[19:0] XDP_BPM[3:0]

5

1 1

TP9901 Do N ot StuffTP9901 D o Not Stuff TP9902 Do N ot StuffTP9902 D o Not Stuff

0503 power change +VCCIO to +VCCST_CPU . Follow intel feedback file need to support SLP_S0

+VCCST_CP U

12

R9906

Do Not Stuff

XDP

FIVR_EN_R

4

R9916 D o Not Stuff

1 2

DY

R9917 D o Not Stuff

1 2

DY

PCH_JTAG_T DI [4]

PCH_JTAG_T MS [4]

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

Title

Size Document Num ber Rev

Size Document Num ber Rev A2

A2

Taos KBL-U

Monday, Decemb er 26, 2016

Date: Sheet of

3

2

Date: Sheet of

Taipei Hsie n 221, Taiwan, R.O. C.

CPU_XDP;PCH_XDP

99 105

1

99 105

X00

Vinaﬁx.com

5

CLK Block Diagram

4

3

2

1

D D

M_A_DIMA_CLK_DDR0

CK0

M_A_DIMA_CLK_DDR#0

DDR3L DIMM1

C C

VRAM1

VRAM2

VRAM3

VRAM4

B B

CK

CK#

CK

CK#

CK

CK#

CK

CK#

FBA_CLK0P

FBA_CLK0N

FBA_CLK0P

FBA_CLK0N

FBA_CLK1P

FBA_CLK1N

FBA_CLK1P

FBA_CLK1N

VGA N15V-GM-S-A2 GB2-64 (23x23)

FBA_CLK0



FBA_CLK0#

FBA_CLK1



FBA_CLK1#

CK0#

M_A_DIMA_CLK_DDR1

CK1

M_A_DIMA_CLK_DDR#1

CK1# CLK_PCIE_WLAN_P3

PEX_REFCLK#

XTAL_IN

XTAL_OUT

CLK_PCIE_VGA#

CLK_PCIE_VGA

27MHZ_IN

27MHZ_OUT

X1901

32.768KHz

X1801 24MHz

XTAL24_IN

XTAL24_OUT

Haswell/Broadwell ULT

SA_CLK0

SA_CLK#0

SA_CLK1

SA_CLK#1

CLKOUT_PCIE_N4

CLKOUT_PCIE_P4PEX_REFCLK

X7601 27MHz

RTC_X1

RTCX1

RTC_X2

RTCX2

XTAL24_IN

XTAL24_OUT

CLKOUT_PCIE_P2

CLKOUT_PCIE_N2

CLK_PCIE_WLAN_N3

REFCLKP0

REFCLKN0

WLAN NGFF

LAN

CLKOUT_PCIE_P3

CLKOUT_PCIE_N3

CLK_PCIE_LAN_P4

CLK_PCIE_LAN_N4

X3001 25MHz

RTL8106E/RTL8111G

REFCLK_P

REFCLK_N

LANXIN

CKXTAL1

LANXOUT

CKXTAL2

Audio

RN2102

SRN33J-5-GP-U

R1710

SUS_CLK

R1805

0R2J-2-GP

R1804

0R2J-2-GP

HDA_CODEC_BITCLK

R5815

0R2J-2-GP

R2441



0R2J-2-GP

CLK_PCI_KBC

BITCLKHDA_BCLK/I2S0_SCLK

SUSCLK_NGFF

SUS_CLK_KBC

HDA_BITCLK

SUS_CLK_PCH

CLKOUT_LPC_1 LCLK/GPIOF5

CLKOUT_LPC_0 CLK_PCI_LPC

CLK_PCI_KBC_R

CLK_PCI_LPC_R

0R2J-2-GP

Realtek ALC3223

SUS_CLK

GPIO0/EXTCLK/F_SDIO3SUSCLK/GPIO62

LPC

NGFF

KBC NPCE285P

Intel CPU

CLKOUT_ITPXDP#

CLKOUT_ITPXDP_P

A A

5

4

3

Test Point

2

2.DIS

Wistron Corporation

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih,

21F, 88, Sec.1, Hsin T ai Wu Rd ., Hsichih, Taipei Hsie n 221, Taiwan, R.O. C.

Taipei Hsie n 221, Taiwan, R.O. C.

Title

Size Document Num ber Rev

A2

Taos KBL-U

Date: Sheet of

Taipei Hsie n 221, Taiwan, R.O. C.

CLK Block Diagram

100 105Monday, Decem ber 26, 2016

1

100 105Monday, Decem ber 26, 2016

X00

Dell Latitude 3480, Latitude 3488, Latitude 3580 Schematics

Specifications and Main Features

Frequently Asked Questions

User Manual