Datasheet VNV14N04, VNK14N04FM, VNP14N04FI, VNB14N04 Datasheet (SGS Thomson Microelectronics)

VNB14N04/K14N04FM



FULLY AUTOPROTECTED POWER MOSFET

TYPE V

VNB14N04
VNK14N04FM
VNP14N04FI
VNV14N04

■ LINEAR CURRENT LIMITATION

■ THERMALSHUTDOWN

■ SHORTCIRCUIT PROTECTION

■ INTEGRATEDCLAMP

■ LOW CURRENT DRAWN FROM INPUT PIN

■ DIAGNOSTICFEEDBACK THROUGH INPUT

clamp

42 V
42 V
42 V
42 V

PIN

■ ESD PROTECTION

■ DIRECT ACCESS TO THE GATE OF THE

POWERMOSFET(ANALOGDRIVING)

■ COMPATIBLEWITHSTANDARD POWER

MOSFET

DESCRIPTION

The VNB14N04, VNK14N04FM, VNP14N04FI
and VNV14N04 are monolithic devices made
using STMicroelectronics VIPower M0
Technology, intended for replacement of
standard power MOSFETS in DC to 50 KHz
applications. Built-in thermal shut-down, linear
current limitation and overvoltage clamp protect

BLOCK DIAGRAM (∗)

R

DS(on)

0.07 Ω

0.07 Ω

0.07 Ω

0.07 Ω

I

lim

14 A
14 A
14 A
14 A

VNP14N04FI/VNV14N04

”OMNIFET”:

3

1

D2PAK
TO-263

2

1

ISOWATT220

the chip in harsh enviroments.
Faultfeedback can be detected by monitoringthe

voltageat the input pin.

3

SOT82-FM

10

1

PowerSO-10

(∗) PowerSO-10 PinConfiguration : INPUT = 6,7,8,9,10; SOURCE = 1,2,4,5; DRAIN = TAB

June 1998

1/14

VNB14N04-VNK14N04FM-VNP14N04FI-VNV14N04

ABSOLUTEMAXIMUMRATING

Symbol Parameter Value Unit

V

V

Drain-source Voltage (Vin= 0 ) Internally Clamped V

DS

V

Input Voltage 18 V

in

I

Drain Current Inte r nally Limited A

D

I

Reverse DC Output Current -14 A

R

Elect r os t at ic Discha rge (C= 100 pF,

esd

R=1. 5 KΩ)

P

T

Tot al Dis sipa t ion at Tc=25oC509.531W

tot

T

Oper at ing Junction Tem perature Inte r nally Limited

j

T

Case Operating Temperature Internally Limited

c

Sto rage Tem perat ure -55 to 150

stg

THERMAL DATA

R

thj-case

R

thj-amb

Ther mal Resistan ce
Junct ion-case Max 4 2.5 13 2.5

Ther mal Resistan ce
Junct ion-ambient Max 62.5 50 100 62.5

PowerSO -10

D2PAK

ISOWATT220 Po werSO-10 SOT82-FM D 2PAK

SOT-82FM ISOWATT220

2000 V

o

C/W

o

C/W

o

C

o

C

o

C

ELECTRICAL CHARACTERISTICS (T

=25oC unlessotherwise specified)

case

OFF

Symbol Parameter Test Cond itions Min. Typ. Max. Unit

V

CLAMP

Drain-source Clamp

ID= 200 mA Vin= 0 36 42 48 V

Volt age

V

CLTH

Drain-source Clamp

ID=2mA Vin=0 35 V

Thr eshold Vol ta ge

V

INCL

Input-Source Reverse

Iin=-1mA -1 -0.3 V

Clamp Voltage

I

DSS

I

ISS

Zer o I npu t V olt age
Drain Current (V

in

Supply Current from

V

=13V Vin=0

=0)

DS

=25V Vin=0

V

DS

VDS=0V Vin= 10 V 250 500 µA

50

200

Input Pin

ON (∗)

Symbol Parameter Test Cond itions Min. Typ. Max. Unit

V

R

DS(on)

IN(th)

Input Thres hold
Volt age

St at ic Drain-sour ce On
Resistance

VDS=VinID+Iin=1mA 0.8 3 V

Vin=10V ID=7A

=5V ID=7A

V

in

0.07

0.1

µA
µA

Ω
Ω

2/14

VNB14N04-VNK14N04FM-VNP14N04FI-VNV14N04

ELECTRICAL CHARACTERISTICS (continued)

DYNAMIC

Symbol Parameter Test Cond itions Min. Typ. Max. Unit

g

(∗)Forward

fs

Tr ansc on ductance

C

Out put Capacit anc e VDS=13V f=1MHz Vin= 0 400 5 00 pF

oss

SWITCHING(**)

Symbol Parameter Test Cond itions Min. Typ. Max. Unit

t

d(on)

t

d(off)

t

d(on)

t

d(off)

(di/dt)

Q

Turn-on Delay Time

t

Rise Time

r

Turn-off Delay T ime

t

Fall T ime

f

Turn-on Delay Time

t

Rise Time

r

Turn-off Delay T ime

t

Fall T ime

f

Tur n-on Current Slope VDD=15V ID=7A

on

Total Input Charge VDD=12V ID=7A Vin= 10 V 30 nC

i

VDS=13V ID=7A 8 10 S

VDD=15V Id=7A

=10V R

V

gen

gen

=10Ω

(see figure 3)

VDD=15V Id=7A

=10V R

V

gen

= 1000 Ω

gen

(see figure 3)

60
160
250
100

300

1.5

5.5

1.8

120
300
400
200

500

2.2

7.5

2.5

120 A / µ s

=10V R

V

in

gen

=10Ω

ns
ns
ns
ns

ns

µs
µs
µs

SOURCE DRAIN DIODE

Symbol Parameter Test Cond itions Min. Typ. Max. Unit

V

(∗)ForwardOnVoltage ISD=7A Vin=0 1.6 V

SD

t

rr

Reverse Re covery

(∗∗)

Time
Reverse Re covery

(∗∗)

Q

rr

I

= 7 A di/dt = 100 A/µs

SD

=30V Tj=25oC

V

DD

(see test cir cuit, figure 5)

110

0.34

Charge

(∗∗)

I

RRM

Reverse Re covery

6.1

Current

PROTECTION

Symbol Parameter Test Cond itions Min. Typ. Max. Unit

t

dlim

T

jsh

I

lim

Drain Current Limit Vin=10V VDS=13V

=5V VDS=13V

V

in

(∗∗) St ep Response

Current Lim it

Vin=10V

=5V

V

in

(∗∗) Overtemperatu re

Shut dow n

(∗∗) Overtemperatu re Reset 135

T

jrs

I

(∗∗) Fault Sink Current Vin=10V VDS=13V

gf

E

(∗∗) S i ngle Pulse

as

Avalanche Energy

(∗) Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %
(∗∗) Parameters guaranteed by design/characterization

=5V VDS=13V

V

in

starting Tj=25oCVDD=20V

=10V R

V

in

=1KΩ L=10mH

gen

10
10

14

14

30

80

20
20

60

150

150

50

20

0.65 J

ns

µC

A

A
A

µs
µs

o

C

o

C

mA
mA

3/14

VNB14N04-VNK14N04FM-VNP14N04FI-VNV14N04

PROTECTION FEATURES

During normal operation, the Input pin is
electrically connected to the gate of the internal
power MOSFET. The device then behaves like a
standard power MOSFET and can be used as a
switch from DC to 50 KHz. The only difference
from the user’s standpoint is that a small DC
current (I

) flows into the Input pin in order to

iss

supplythe internalcircuitry.
The device integrates:

- OVERVOLTAGE CLAMP PROTECTION:

internally set at 42V, along with the rugged
avalanche characteristics of the Power
MOSFET stage give this device unrivalled
ruggedness and energy handling capability.
This feature is mainly important when driving
inductiveloads.

- LINEAR CURRENT LIMITER CIRCUIT: limits

the drain current Id to Ilim whatever the Input
pin voltage. When the current limiter is active,
the device operates in the linear region, so
power dissipation may exceed the capabilityof
the heatsink. Both case and junction
temperatures increase, and if this phase lasts
long enough, junction temperature may reach
the overtemperaturethreshold T

jsh

.

- OVERTEMPERATURE AND SHORT CIRCUIT

PROTECTION: these are based on sensing
the chip temperatureand are not dependent on
the input voltage. The location of the sensing
element on the chip in the power stage area
ensures fast, accurate detection of the junction
temperature. Overtemperaturecutout occurs at
minimum 150
restarted when the chip temperature falls
below135

o

C. The device is automatically

o

C.

- STATUS FEEDBACK: In the case of an

overtemperature fault condition, a Status
Feedback is provided through the Input pin.
The internal protection circuit disconnects the
input from the gate and connects it instead to
ground via an equivalent resistance of 100 Ω.
The failure can be detected by monitoring the
voltage at the Input pin, which will be close to
ground potential.

Additional features of this device are ESD
protection according to the Human Body model
and the ability to be driven from a TTL Logic
circuit (with a small increase in R

DS(on)

).

4/14

VNB14N04-VNK14N04FM-VNP14N04FI-VNV14N04

Thermal ImpedanceFor ISOWATT220

Derating Curve

ThermalImpedanceFor D2PAK / PowerSO-10

OutputCharacteristics

Transconductance

StaticDrain-SourceOnResistancevs Input
Voltage

5/14

VNB14N04-VNK14N04FM-VNP14N04FI-VNV14N04

StaticDrain-Source On Resistance

Input Charge vs Input Voltage

StaticDrain-SourceOnResistance

CapacitanceVariations

Normalized Input Threshold Voltage vs
Temperature

6/14

Normalized On Resistance vs Temperature

VNB14N04-VNK14N04FM-VNP14N04FI-VNV14N04

Normalized On Resistance vs Temperature

Turn-onCurrent Slope

Turn-onCurrent Slope

Turn-off Drain-SourceVoltageSlope

Turn-offDrain-Source Voltage Slope

SwitchingTime ResistiveLoad

7/14

VNB14N04-VNK14N04FM-VNP14N04FI-VNV14N04

SwitchingTime ResistiveLoad

CurrentLimit vs JunctionTemperature

SwitchingTime ResistiveLoad

Step ResponseCurrent Limit

SourceDrain Diode Forward Characteristics

8/14

VNB14N04-VNK14N04FM-VNP14N04FI-VNV14N04

Fig. 1: Unclamped Inductive Load Test Circuits

Fig. 3: SwitchingTimesTest Circuits For

ResistiveLoad

Fig. 2: UnclampedInductive Waveforms

Fig. 4: InputCharge Test Circuit

Fig. 5: TestCircuit For Inductive Load Switching

And Diode Recovery Times

Fig. 6: Waveforms

9/14

VNB14N04-VNK14N04FM-VNP14N04FI-VNV14N04

TO-263 (D2PAK) MECHANICAL DATA

DIM.

MIN. TYP. MAX. MIN. TYP. MAX.

A 4.3 4.6 0.169 0.181

A1 2.49 2.69 0.098 0.106

B 0.7 0.93 0.027 0.036

B2 1.25 1.4 0.049 0.055

C 0.45 0.6 0.017 0.023

C2 1.21 1.36 0.047 0.053

D 8.95 9.35 0.352 0.368
E 10 10.28 0.393 0.404
G 4.88 5.28 0.192 0.208

L 15 15.85 0.590 0.624
L2 1.27 1.4 0.050 0.055
L3 1.4 1.75 0.055 0.068

mm inch

E

A

C2

L2

D

L

L3

B2

B

A1

C

G

P011P6/C

10/14

VNB14N04-VNK14N04FM-VNP14N04FI-VNV14N04

SOT82-FM MECHANICAL DATA

DIM.

MIN. TYP. MAX. MIN. TYP. MAX.

A 2.85 3.05 1.122 1.200
A1 1.47 1.67 0.578 0.657

b 0.40 0.60 0.157 0.236
b1 1.4 1.6 0.551 0.630
b2 1.3 1.5 0.511 0.590

c 0.45 0.6 0.177 0.236
D 10.5 10.9 4.133 4.291
e 2.2 2.8 0.866 1.102
E 7.45 7.75 2.933 3.051
L 15.5 15.9 6.102 6.260

L1 1.95 2.35 0.767 0.925

mm inch

P032R

11/14

VNB14N04-VNK14N04FM-VNP14N04FI-VNV14N04

ISOWATT220MECHANICAL DATA

DIM.

MIN. TYP. MAX. MIN. TYP. MAX.

A 4.4 4.6 0.173 0.181
B 2.5 2.7 0.098 0.106
D 2.5 2.75 0.098 0.108
E 0.4 0.7 0.015 0.027
F 0.75 1 0.030 0.039

F1 1.15 1.7 0.045 0.067
F2 1.15 1.7 0.045 0.067

G 4.95 5.2 0.195 0.204

G1 2.4 2.7 0.094 0.106

H 10 10.4 0.393 0.409

L2 16 0.630
L3 28.6 30.6 1.126 1.204
L4 9.8 10.6 0.385 0.417
L6 15.9 16.4 0.626 0.645
L7 9 9.3 0.354 0.366

Ø 3 3.2 0.118 0.126

mm inch

E

A

D

B

L3

L6

L7

¯

F1

F

G1

H

G

F2

123

L2

L4

P011G

12/14

VNB14N04-VNK14N04FM-VNP14N04FI-VNV14N04

PowerSO-10MECHANICAL DATA

DIM.

mm inch

MIN. TYP. MAX. MIN. TYP. MAX.

A 3.35 3.65 0.132 0.144

A1 0.00 0.10 0.000 0.004

B 0.40 0.60 0.016 0.024

c 0.35 0.55 0.013 0.022
D 9.40 9.60 0.370 0.378

D1 7.40 7.60 0.291 0.300

E 9.30 9.50 0.366 0.374

E1 7.20 7.40 0.283 0.291
E2 7.20 7.60 0.283 0.300
E3 6.10 6.35 0.240 0.250
E4 5.90 6.10 0.232 0.240

e 1.27 0.050
F 1.25 1.35 0.049 0.053
H 13.80 14.40 0.543 0.567
h 0.50 0.002
L 1.20 1.80 0.047 0.071
q 1.70 0.067
α 0

o

o

8

==

==

HE

h

A

F

A1

610

51

eB

M

0.25

D

==

D1

==

DETAIL”A”

E2

==

DETAIL”A”

Q

B

0.10 A

E1E3

==

SEATING
PLANE

A

C

α

B

E4

==

SEATING

PLANE

A1

L

==

0068039-C

13/14

VNB14N04-VNK14N04FM-VNP14N04FI-VNV14N04

Information furnished is believed tobe accurate and reliable. However, STMicroelectronics assumes no responsibility for theconsequences
of use of such information nor for any infringement of patents or other rights of third parties which may resultfrom its use. No license is
granted by implication orotherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are
subject tochange without notice. This publication supersedes and replaces allinformation previously supplied. STMicroelectronics products
are not authorized for use as critical componentsin life support devices or systems without express written approval of STMicroelectronics.

Australia - Brazil - Canada - China - France- Germany- Italy - Japan - Korea- Malaysia - Malta - Mexico- Morocco- The Netherlands-

Singapore- Spain- Sweden- Switzerland- Taiwan - Thailand - United Kingdom- U.S.A.

The ST logo isa trademarkof STMicroelectronics

 1998 STMicroelectronics– Printed in Italy – All Rights Reserved

STMicroelectronicsGROUP OFCOMPANIES

.

14/14