Page 1
STU10NC70Z
STU10NC70ZI
N-CHANNEL 700V - 0.58Ω - 9.4A Max220/I-Max220
Zener-Protected PowerMESH™III MOSFET
TYPE V
STU10NC70 Z
STU10NC70 ZI
■ TYPICAL R
■ EXTREMELY HIGH dv /d t CAPABILITY
■ GATE-TO-SOURCE ZENER DIODES
■ 100% AVALANCHE TESTED
■ VERY LOW INTRINSIC CAPAC ITANCES
■ GATE CHARGE MINIMIZED
DS
DSS
700 V
700 V
(on) = 0.58Ω
R
DS(on)
<0.75
<0.75
I
D
Ω
9.4 A
Ω
9.4 A
3
2
1
Max220
I-Max220
DESCRIPTION
The third generation of MESH O VERLAY™ Power
MOSFETs for very high voltage exhibits unsurpassed on-resistance per unit area while integrating
back-to-back Zener diodes between gate and
source. Such arrangement gives extra ESD capability with higher ruggedness performance as requested by a large variety of single-switch applications.
APPLICATIONS
■ SINGLE-ENDED SMPS IN MONITORS,
COMPUTER AND INDUSTRIAL APPLICATION
■ WELDING EQUIPMENT
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter Value Unit
STU10NC70Z STU10NC70ZI
V
DS
V
DGR
V
GS
I
D
I
D
I
DM
P
TOT
I
GS
V
ESD(G-S)
dv/dt(
V
ISO
T
stg
T
(•)Pu l se width limited by safe operating area
Drain-source Voltage (VGS = 0)
Drain-gate Voltage (RGS = 20 kΩ)
700 V
700 V
Gate- source Voltage ±25 V
(1)
Drain Current (continuos) at TC = 25°C
Drain Current (continuos) at TC = 100°C
Drain Current (pulsed) 37.6 37.6(*) A
Total Dissipation at TC = 25°C
9.4 9.4(*) A
5.9 5.9(*) A
160 55 W
Derating Factor 1.28 0.44 W/°C
Gate-source Current ±50 mA
Gate source ESD(HBM-C=100pF, R=15K
●) Peak Diode Recovery voltage slope 3 V/ns
Ω)
4KV
Insulation Winthstand Voltage (DC) -- 2000 V
Storage Temperature –65 to 150 °C
Max. Operating Junction Temperature 150 °C
j
(1)ISD ≤9.4A, di/ dt ≤100A/µs, VDD ≤ V
(*)Limit ed only by maxi m um temperature allowed
(BR)DSS
, Tj ≤ T
JMAX
1/10Sep 2000
Page 2
STU10NC70Z/STU10NC70ZI
THERMA L D ATA
Max220 I-Max220
Rthj-case Thermal Resistance Junction-case Max 0.78 2.27 °C/W
Rthj-amb Thermal Resistance Junction-ambient Max 30 °C/W
Rthc-sink Thermal Resistance Case-sink Typ 0.1 °C/W
T
AVALANCHE CHARACTERISTICS
Symbol Parameter Max Value Unit
I
AR
E
ELECTRICAL CHARACTERISTICS (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED)
OFF
Symbol Parameter Test Conditions Min. Typ. Max. Unit
V
(BR)DSS
∆
BV
DSS
I
DSS
I
GSS
Maximum Lead Temperature For Soldering Purpose 300 °C
l
9.4 A
400 mJ
AS
Avalanche Current, Repetitive or Not-Repetitive
(pulse width limited by T
max)
j
Single Pulse Avalanche Energy
(starting T
Drain-source
= 25 °C, ID = IAR, VDD = 50 V)
j
ID = 250 µA, VGS = 0 700 V
Breakdown Voltage
/∆TJBreakdown Voltage Temp.
ID = 1 mA, VGS = 0 1
Coefficient
Zero Gate Voltage
Drain Current (V
GS
Gate-body Leakage
Current (V
DS
= 0)
= 0)
V
= Max Rating
DS
V
= Max Rating, TC = 125 °C
DS
V
= ±20V
GS
1µA
50 µA
±10 µA
V/°C
ON
(1)
Symbol Parameter Test Conditions Min. Typ. Max. Unit
V
V
GS(th)
R
DS(on)
Gate Threshold Voltage
Static Drain-source On
= VGS, ID = 250µA
DS
VGS = 10V, ID = 5.3A
345V
0.58 0.75
Resistance
I
D(on)
On State Drain Current VDS > I
V
=10V
GS
D(on)
x R
DS(on)max,
9.4 A
DYNAMIC
Symbol Parameter Test Conditions Min. Typ. Max. Unit
g
fs
C
iss
C
oss
C
rss
Forward Transconductance VDS > I
I
=5.3A
D
Input Capacitance
V
DS
Output Capacitance 250 pF
Reverse Transfer
Capacitance
D(on)
x R
DS(on)max,
= 25V, f = 1 MHz, VGS = 0
13 S
3550 pF
30 pF
Ω
2/10
Page 3
STU10NC70Z/STU10NC70ZI
ELECTRICAL CHARACTERISTICS (CONTINUED)
SWITCHING ON (RESISTIVE LOAD)
Symbol Parameter Test Conditions Min. Typ. Max. Unit
V
t
d(on)
Q
Q
Q
t
r
g
gs
gd
Turn-on Delay Time
Rise Time 12 ns
Total Gate Charge
Gate-Source Charge 19 nC
Gate-Drain Charge 24 nC
SWITCHING OFF (INDUCTIVE LOAD)
Symbol Parameter Test Conditions Min. Typ. Max. Unit
t
r(Voff)
t
t
f
c
Off-voltage Rise Time
Fall Time 36 ns
Cross-over Time 80 ns
SOURCE DRAIN DIODE
Symbol Parameter Test Conditions Min. Typ. Max. Unit
I
SD
I
SDM
VSD (1)
t
rr
Q
rr
I
RRM
Source-drain Current 9.4 A
(2)
Source-drain Current (pulsed) 37.6 A
Forward On Voltage
Reverse Recovery Time
Reverse Recovery Charge 8.7 µC
Reverse Recovery Current 26 A
= 350V, ID = 5.3A
DD
RG= 4.7Ω VGS = 10V
(see test circuit, Figure 3)
V
= 560V, ID = 10.6 A,
DD
VGS = 10V
V
= 560V, ID = 10.6 A,
DD
RG=4.7Ω, V
GS
= 10V
(see test circuit, Figure 5)
ISD = 9.4 A, VGS = 0
I
= 10.6 A, di/dt = 100A/µs,
SD
VDD = 100V, Tj = 150°C
(see test circuit, Figure 5)
34 ns
72 100 nC
34 ns
1.6 V
660 ns
GATE-SOURCE ZENER DIODE
Symbol Parameter Test Conditions Min. Typ. Max. Unit
BV
GSO
Gate-Source Breakdown
Igs=± 1mA (Open Drain) 25 V
Voltage
α
T Voltage Thermal Coefficient T=25°C Note(3) 1.3
I
Rz Dynamic Resistance
Note: 1. Pulsed: Pu l se duration = 300 µs, duty c yc l e 1.5 %.
2. Pulse width li mited by safe operating area.
3. ∆
= αT (25°-T) BV
V
BV
GSO
(25°)
= 50 mA, VGS = 0
GS
90
10
-4
/°C
Ω
PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES
The built-in back-to-back Zener diodes have specif ically been designed to enhanc e not only t he dev ice’s
ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be
applied from gate to souce. In this respect the 25V Zener voltage is appropiate to achieve an efficient and
cost-effective intervention to protect the device’s int egrity. These integrated Zener diode s thus avoid the
usage of external components.
3/10
Page 4
STU10NC70Z/STU10NC70ZI
Safe Operating Area For I-Max2 20Safe Operating Area For Max220
Thermal Impedance For Max220 Thermal Impedance For I-Max220
Output Characteristics
4/10
Transfer Characteristics
Page 5
STU10NC70Z/STU10NC70ZI
Transconductance
Gate Charge vs Gate-source Voltage
Static Drain-source On Resistance
Capacitance Variations
Normalized On Resistance vs Temperatur eNormalized Gate Threshold Volta ge vs Temp.
5/10
Page 6
STU10NC70Z/STU10NC70ZI
Source-drain Diode Forw ard Ch aracteristi cs
6/10
Page 7
STU10NC70Z/STU10NC70ZI
Fig. 2: Unclamped Inductive WaveformFig. 1: Unclamped Inductive Load Test Circuit
Fig. 3: Switching Times Test Circuit For
Resistive Load
Fig. 5: Test Circuit For Inductive Load Switching
And Diode Recovery Times
Fig. 4: Gate Charge test Circuit
7/10
Page 8
STU10NC70Z/STU10NC70ZI
Max220 MECHANICAL DATA
DIM.
MIN. TYP. MAX. MIN. TYP. MAX.
A 4.3 4.6 0.169 0.181
A1 2.2 2.4 0.087 0.094
A2 2.9 3.1 0.114 0.122
b 0.7 0.93 0.027 0.036
b1 1.25 1.4 0.049 0.055
b2 1.2 1.38 0.047 0.054
c 0.45 0.6 0.18 0.023
D 15.9 16.3 0.626 0.641
D1 9 9.35 0.354 0.368
D2 0.8 1.2 0.031 0.047
D3 2.8 3.2 0.110 0.126
e 2.44 2.64 0.096 0.104
E 10.05 10.35 0.396 0.407
L 13.2 13.6 0.520 0.535
L1 3 3.4 0.118 0.133
D3 D1
A
mm inch
D2
A2
C
A1
8/10
D
b1
b2
E
L1
L
b
e
P011R
Page 9
I-Max220 MECHANICAL DATA
STU10NC70Z/STU10NC70ZI
DIM.
MIN. TYP. MAX. MIN. TYP. MAX.
A 4.3 4.6 0.169 0.181
A1 2.6 2.75 0.102 0.108
A2 1.95 2.15 0.077 0.084
b 0.7 0.93 0.027 0.036
b1 1.25 1.4 0.049 0.055
b2 1.2 1.38 0.047 0.054
c 0.45 0.6 0.017 0.023
D 15.9 16.3 0.626 0.641
D1 12.5 12.9 0.492 0.508
D2 0.6 1 0.023 0.039
D3 1.75 2.15 0.069 0.084
e 2.44 2.64 0.096 0.104
E 10.05 10.35 0.396 0.407
L 13.2 13.6 0.520 0.535
L1 3 3.4 0.118 0.133
mm inch
P011S
9/10
Page 10
STU10NC70Z/STU10NC70ZI
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such informa tion n or for an y infring ement of patent s or other rig hts of third part ies which may resu lt from its use . No l i cen se i s
granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are
subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products
are not authorized for use as critical compo nents in life support devices or systems without express written approval of STMicroelectronics.
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -
The ST logo is a trademark of STMicroelectronics
© 2000 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.
http://www.st.com
10/10
Loading...