Dual Channel 1°C Temperature Sensor with Beta
Compensation and 1.8V SMBus Communications
PRODUCT FEATURES
General Description
The EMC1182 is a high accuracy, low cost, 1.8V System
Management Bus (SMBus) compatible temperature sensor.
Advanced features such as Resistance Error Correction (REC),
Beta Compensation (to support CPU diodes requiring the
BJT/transistor model including 65nm and lower geometry
processors) and automatic diode type detection combine to
provide a robust solution for complex environmental monitoring
applications. The ability to communicate at 1.8V SMBus levels
provides compatible I/O for the advanced processors found in
today’s tablet and smartphone applications.
The EMC1182 monitors two temperature channels (one
external and one internal), providing ±1°C accuracy for both
external and internal diode temperatures.
REC automatically eliminates the temperature error caused by
series resistance allowing greater flexibility in routing thermal
diodes. Frequency hopping* and analog filters ensure remote
diode traces can be as far as eight (8) inches without degrading
the signal. Beta Compensation eliminates temperature errors
caused by low, variable beta transistors common in today's fine
geometry processors. The automatic beta detection feature
monitors the external diode/transistor and determines the
optimum sensor settings for accurate temperature
measurements regardless of processor technology. This frees
the user from providing unique sensor configurations for each
temperature monitoring application. These advanced featu res
plus ±1°C measurement accuracy provide a low-cost, highly
flexible and accurate solution for critical temperature monitoring
applications.
Support for diodes requiring the BJT/transistor model
— Supports 65nm and lower geometry CPU thermal
diodes
Pin and register compatible with EMC1412
Automatically determines external diode type and
optimal settings
R esistance Error Correction
Frequency hops the remote sample frequency to reject
DC converter and other coherent noise sources*
Consecutive Alert queue to further reduce false Alerts
Up to 1 External Temperature Monitor
— 25°C typ, ±1°C max accuracy (20°C < T
— 0.125°C resolution
— Supports up to 2.2nF diode filter capacitor
Internal Temperature Monitor
— ±1°C accuracy
— 0.125°C resolution
3.3V Supply Voltage
1.8V SMBus operation
Programmable temperature limits for ALERT/THERM2
(85°C default high limit and 0°C default low limit) and
THERM
Available in small 8-pin 2mm x 3mm TDFN RoHS
(85°C default)
compliant package
Available in small 8-pin 3mm x 3mm DFN RoHS
compliant package
DIODE
< 110°C)
DATASHEET
* Technology covered under the US patent 7,193,543.
SMSC EMC1182Revision 1.0 (07-11-13)
Page 2
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
Datasheet
Ordering Information:
ORDERING NUMBERPACKAGEFEATURES
SMBUS
ADDRESS
EMC1182-A-AC3-TR8-pin TDFN 2mm x 3mm
(RoHS compliant)
EMC1182-1-AIA-TR8-pin DFN 3mm x 3mm
(RoHS compliant)
EMC1182-1-AC3-TR8-pin TDFN 2mm x 3mm
(RoHS compliant)
EMC1182-2-AIA-TR8-pin DFN 3mm x 3mm
(RoHS compliant)
EMC1182-2-AC3-TR8-pin TDFN 2mm x 3mm
(RoHS compliant)
This product meets the halogen maximum concentration values per IEC 61249-2-21
For RoHS compliance and environmental information, please visit www.smsc.com/rohs
Please contact your SMSC sales representative for additional documentation related to this product
such as application notes, anomaly sheets, and design guidelines.
construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMS C
reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office to obtain the latest specifications
before placing your product order. The provision of this information does not convey to the purchaser of the described semiconductor devices any licenses under any patent
rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated
version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors
known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are available upon request. SMSC products are not
designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property
damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of
this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC’s website at http://www.smsc.com. SMSC is a registered
trademark of Standard Microsystems Corporation (“SMSC”). Product names and company names are the trademarks of their respective holders.
The Microchip name and logo, and the Microchip logo are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE
OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL
DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGAR DLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRAC T;
TORT; NEGLIGENCE OF SMSC OR OTHERS; ST RICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD
TO HAVE FAILED OF ITS ES SENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE P OSSIBILITY OF SUCH DAMAGES.
Revision 1.0 (07-11-13)2SMSC EMC1182
DATASHEET
Page 3
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
signal - requires pull-up resistor
ADDR - Selects SMBus address based on pull-
up resistor
Active low digital ALERT / THERM2 output
signal - requires pull-up resistor
SMBus Data input/output - requires pull-up
resistor
- Active low Critical THERM output
OD (5V)
OD (5V)
OD (5V)
DIOD (5V)
Bottom PadExposed Pad
Revision 1.0 (07-11-13)8SMSC EMC1182
Not internally connected, but recommend
grounding.
-
DATASHEET
Page 9
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
The pin types are described Table 2.2.
Ta ble 2.2 Pin Typ es
PIN TYPEDESCRIPTION
PowerThis pin is used to supply power or ground to the device.
AIOAnalog Input / Output -This pin is used as an I/O for analog signals.
DIDigital Input - This pin is used as a digital input. This pin is 5V tolerant.
Datasheet
DIODDigital Input / Open Drain Output - This pin is used as a digital I/O. When it is used as
an output, it is open drain and requires a pull-up resi stor. This pin is 5V tolerant.
ODOpen Drain Digital Output - This pin is used as a digital output. It is open drain and
requires a pull-up resistor. This pin is 5V tolerant.
SMSC EMC11829Revision 1.0 (07-11-13)
DATASHEET
Page 10
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
Datasheet
Chapter 3 Electrical Specifications
3.1 Absolute Maximum Ratings
Table 3.1 Abso lute Maximum Ratings
DESCRIPTIONRATINGUNIT
Supply Voltage (V
Voltage on 5V tolerant pins (V
Voltage on 5V tolerant pins (|V
Voltage on any other pin to Ground-0.3 to V
)-0.3 to 4.0V
DD
)-0.3 to 5.5V
5VT_pin
- VDD|) (see Note 3.1)0 to 3.6V
5VT_pin
+0.3V
DD
Operating Temperature Range -40 to +125°C
Storage Temperature Range-55 to +150°C
Lead Temperature RangeRefer to JEDEC Spec. J-STD-020
Package Thermal Characteristics for TDFN-8
Thermal Resistance (θ
)89°C/W
j-a
ESD Rating, All pins HBM2000V
Note: Stresses at or above those listed could cause permanent damage to the device. This is a stress
rating only and functional operation of the device at any other conditio n above those indicated
in the operation sections of this specification is not implied.
Note 3.1For the 5V tolerant pins that have a pull-up resistor (SMCLK, SMDATA, THERM
ALERT
/ THERM2), the pull-up voltage must not exceed 3.6V when the device is
unpowered.
, and
3.2 Electrical Specifications
Table 3.2 Electrical Specifications
V
= 3.0V to 3.6V, TA = -40°C to 125°C, all typical values at TA = 27°C unless otherwise noted.
SMBus Timing
Clock Frequencyf
Spike Suppressiont
Bus Free Time Stop to
Start
Hold Time: Startt
Setup Time: Startt
Setup Time: Stopt
Data Hold Timet
Data Hold Timet
Data Setup Timet
Clock Low Periodt
Clock High Periodt
Clock/Data Fall timet
Clock/Data Rise timet
Capacitive LoadC
Timeoutt
SMB
SP
t
BUF
HD:STA
SU:STA
SU:STO
HD:DAT
HD:DAT
SU:DAT
LOW
HIGH
FALL
RISE
LOAD
TIMEOUT
10400kHz
50ns
1.3µs
0.6µs
0.6µs
0.6µs
0µsWhen transmitting to the master
0.3µsWhen receiving from the master
100ns
1.3µs
0.6µs
300nsMin = 20+0.1C
300nsMin = 20+0.1C
400pFper bus line
2535msDisabled by default
based on 1.8V operation
based on 1.8V operation
TA < 85°C
ns
LOAD
ns
LOAD
Revision 1.0 (07-11-13)12SMSC EMC1182
DATASHEET
Page 13
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
SMDATA
SMCLK
T
BUF
P
S
S - Start Condition
P - Stop Condition
PS
T
HIGH
T
LOW
T
HD:STA
T
SU:STO
T
HD:STA
T
HD:DAT
T
SU:DAT
T
SU:STA
T
FALL
T
RISE
Datasheet
Chapter 4 System Management Bus Interface Protocol
4.1 Communications Protocol
The EMC1182 communicates with a host controller, such as an SMSC SIO, through the SMBus. The
SMBus is a two-wire serial communication protocol between a computer host and its peripheral
devices. A detailed timing diagram is shown in
For the first 15ms after power-up the device may not respond to SMBus communications.
.
Figure 4.1.
Figure 4.1 SMBus Timing Diagram
4.1.1SMBu s Start Bit
The SMBus Start bit is defined as a transition of the SMBus Data line from a logic ‘1’ state to a logic
‘0’ state while the SMBus Clock line is in a logic ‘1’ state.
4.1.2SMBus Add ress and RD / WR Bit
The SMBus Address Byte consists of the 7-bit client address followed by the RD / WR indicator bit. If
this RD / WR bit is a logic ‘0’, the SMBus Host is writing da ta to the client device. If this RD / WR bit
is a logic ‘1’, the SMBus Host is reading data from the client device.
The EMC1182-A SMBus slave address is determined by the pull-up resistor on the THERM pin as
shown in
The Address decode is performed by pulling known currents from VDD through the external resistor
causing the pin voltage to drop based on the respective curre nt / resistor relationship. This pin voltage
is compared against a threshold that determines the value of the pull-up resisto r.
SMSC EMC118213Revision 1.0 (07-11-13)
Table 4.1, "SMBus Address Decode".
T able 4.1 SMBus Address Decode
PULL UP RESISTOR ON
THERM
PIN (±5%)SMBUS ADDRESS
4.7k1 111_100(r/w
6.8k1011_100(r/w
DATASHEET
)b
)b
Page 14
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
The EMC1182-1 SMBus address is hard coded to 1001_100(r/w).
The EMC1182-2 SMBus address is hard coded to 1001_101(r/w).
4.1.3THERM Pin Considerations
Because of the decode method used to determine the SMBus Address, it is important that the pull-up
resistance on the
resistor on the THERM pin must be connected to the same 3.3V suppl y that drives the VDD pin.
For 15ms after power up, the THERM pin must not be pulled low or the SMBus address will not be
decoded properly. If the system requirements do not permit these conditions, the THERM pin must be
isolated from its hard-wired OR’d bus during this time.
One method of isolating this pin is shown in Figure 4.4, "Isolating the THERM pi n".
THERM pin be within the tolerances shown in Table 4.1. Additionally, the pull-up
)b
)b
)b
Figure 4.4 Isolating the THERM
pin
4.1.5SMBus Data Bytes
All SMBus Data bytes are sent most significant bit first and composed of 8-bits of information.
4.1.6SMBus ACK and NACK Bits
The SMBus client will acknowledge all data bytes that it receives. This is done by the cl ient device
pulling the SMBus data line low after the 8th bit of each byte that is transmitted. This applies to the
Write Byte protocol.
Revision 1.0 (07-11-13)14SMSC EMC1182
The Host will NACK (not acknowledge) the last data byte to be received from the client by holding the
SMBus data line high after the 8th data bit has been sent.
DATASHEET
Page 15
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
4.1.7SMBus Stop Bit
The SMBus Stop bit is defined as a transition of the SMBus Data line from a logic ‘0’ state to a logic
‘1’ state while the SMBus clock line is in a logic ‘1’ state. When the device detects an SMBus Stop bit
and it has been communicating with the SMBus protocol, it will rese t its client interface and prepare
to receive further communications.
4.1.8SMBus Timeout
Datasheet
The EMC1182 supports SMBus Timeout. If the clock line is held low for longer than t
device will reset its SMBus protocol. This function can be enabled by setting the TIMEOUT bit (see
Section 6.11, "Consecutive ALERT Register 22h").
4.1.9SMBus and I2C Compatibility
The EMC1182 is compatible with SMBus and I2C. The major differences between SMBus and I2C
devices are highlighted here. For more information, refer to the SMBus 2.0 and I2C specifications. For
information on using the EMC1182 in an I2C system, refer to SMSC AN 14.0 SMSC Dedicated Slave
Devices in I
1. EMC1182 supports I2C fast mode at 400kHz. This covers the SMBus max time of 100kHz.
2. Minimum frequency for SMBus communications is 10kHz.
3. The SMBus client protocol will reset if the clock is held at a logic ‘0’ for longer than 30ms. This
timeout functionality is disabled by default in the EMC1182 and can be enabled by writing to the
TIMEOUT bit. I2C does not have a timeout.
4. I2C devices do not support the Alert Response Address functionality (which is op tiona l for SMBus).
Attempting to communicate with the EMC1182 SMBus interface with an invalid slave address or invalid
protocol will result in no response from the device and will not affect its register contents. Stretching
of the SMCLK signal is supported, provided other devices on the SMBus control the timing.
2
C Systems.
4.2 SMBus Protocols
The device supports Send Byte, Read Byte, Write Byte, Receive Byte, and the Alert Response Address
as valid protocols as shown below.
All of the below protocols use the convention in Table 4.1.
TIMEOUT
, the
Ta ble 4.1 Protocol Format
DATA SENT
TO DEVICE
# of bits sent# of bits sent
SMSC EMC118215Revision 1.0 (07-11-13)
DATASHEET
DATA SENT TO
THE HOST
Page 16
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
Datasheet
4.2.1Write Byte
The Write Byte is used to write one byte of data to the registers, as shown in Table 4.2.
Table 4.2 Write Byte Protocol
START
SLAVE
ADDRESSWR
ACK
REGISTER
ADDRESSACK
REGISTER
DATAACKSTOP
1 -> 0YYYY_YYY00XXh0XXh00 -> 1
4.2.2Read Byte
The Read Byte protocol is used to read one byte of data from the registers as show n in Table 4.3.
Table 4.3 Read Byte Protocol
STARTSLAVE
ADDRESS
1 -> 0YYYY_
YYY
WRACKREGISTER
ADDRESS
ACKSTARTSLAVE
ADDRESS
00XXh01 -> 0YYYY_
YYY
RDACKREGISTER
DATA
NACKSTOP
10XX10 -> 1
4.2.3Send Byte
The Send Byte protocol is used to set the internal address register pointer to the correct address
location. No data is transferred during the Send Byte protocol as shown in Table 4.4.
Table 4.4 Send Byte Protocol
REGISTER
ADDRESSACKSTOP
START
SLA VE
ADDRESSWR
ACK
1 -> 0YYYY_YYY00XXh00 -> 1
4.2.4Receive Byte
The Receive Byte protocol is used to read data from a register when the internal register address
pointer is known to be at the right location (e.g. set via Send Byte). This is used for consecutive reads
of the same register as shown in
SLA VE
START
ADDRESSRDACKREGISTER DATANACKSTOP
1 -> 0YYYY_YYY10XXh10 -> 1
Revision 1.0 (07-11-13)16SMSC EMC1182
Table 4.5.
Table 4.5 Receive Byte Protocol
DATASHEET
Page 17
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
4.3 Alert Response Address
The ALERT output can be used as a processor interrupt or as an SMBus Alert.
When it detects that the ALERT pin is asserted, the host will send the Alert Response Address (ARA)
to the general address of 0001_100xb. All devices with active interrupts will respond with their client
address as shown in
ALERT
RESPONSE
START
ADDRESSRD
1 -> 00001_10010YYYY_YYY10 -> 1
The EMC1182 will respond to the ARA in the following way:
1. Send Slave Address and verify that full slave address was sent (i.e. the SMBus communication
from the device was not prematurely stopped due to a bus contention event).
2. Set the MASK_ALL bit to clear the ALERT pin.
Table 4.6.
Ta ble 4.6 Alert Respo nse Address Protocol
DEVICE
ACK
ADDRESSNACKSTOP
Datasheet
APPLICATION NOTE: The ARA does not clear the Status Register and if the MASK_ALL bit is cleared prior to the
Status Register being cleared, the ALERT
pin will be reasserted.
SMSC EMC118217Revision 1.0 (07-11-13)
DATASHEET
Page 18
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
CPU / GPU
EMC1182
Host
DP
DN
SMDATA
Thermal
Junction
SMCLK
SMBus
Interface
THERM / ADDR
ALERT / THERM2
Power
Control
VDD
GND
VDD = 3.3V
1.8V 1.8V – 3.3V
Datasheet
Chapter 5 Product Description
The is an SMBus temperature sensor. The EMC1182 monitors one internal diode and one externally
connected temperature diode.
Thermal management is performed in cooperation with a host device. This consists of the host reading
the temperature data of both the external and internal temperature diodes of the EMC 1182 and using
that data to control the speed of one or more fans.
The EMC1182 has two levels of monitoring. The first provides a maskable ALERT / THERM2 signal
to the host when the measured temperatures exceeds user programmable limits. This allows the
EMC1182 to be used as an independent therma l watchdog to warn the host of temperature hot spots
without direct control by the host. The second level of monitoring provides a non-maskable interrupt
THERM pin if the measured temperatures meet or exceed a second programmable l imit.
on the
Figure 5.1 shows a system level block diagram of the EMC1182.
Figure 5.1 System Diagram for EMC1182
5.1 Modes of Operation
The EMC1182 has two modes of operation.
Active (Run) - In this mode of operation, the ADC is converting on all temperature cha nnels at the
programmed conversion rate. The temperature data is updated at the end of every conversion and
the limits are checked. In Active mode, writing to the one-shot register will do nothing.
Standby (Stop) - In this mode of operation, the majority o f circuitry is powered down to reduce
supply current. The temperature data is not updated and the limits are not checked. In this mode
of operation, the SMBus is fully active and the part will return requested data. Writing to the oneshot register will enable the device to up date all temperature channels. Once al l the channels are
updated, the device will return to the Standby mode.
Revision 1.0 (07-11-13)18SMSC EMC1182
DATASHEET
Page 19
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
5.2 Conversion Rates
The EMC1182 may be configured for different conversion rates based on the system requirements.
The conversion rate is configured as described in
conversions per second. Other available conversion rates are shown in Table 6.6, "Conversion Rate".
5.3 Dynamic Averaging
Dynamic averaging causes the EMC1182 to measure the external diode channels for an extended time
based on the selected conversion rate. This functionality can be disabled for increased power savings
at the lower conversion rates (see
averaging is enabled, the device will automatically adjust the samp ling and measurement time for the
external diode channels. This allows the device to average 2x or 16x longer tha n the normal 11 bit
operation (nominally 21ms per channel) while still maintaining the selected conversion rate. The
benefits of dynamic averaging are improved noise rejection due to the longer integration time as well
as less random variation of the temperature measurement.
When enabled, the dynamic averaging applies when a one-sh ot command is issued. The device will
perform the desired averaging during the one-shot operation according to the selected conversion rate.
When enabled, the dynamic averaging will affect the average supply current based on the chosen
conversion rate as shown in Table 5.1.
Datasheet
Section 6.5. The default conversion rate is 4
Section 6.4, "Configuration Register 03h / 09h"). When dynamic
Ta ble 5.1 Supp ly Curr ent vs. Conversion Rate for EMC1182
The THERM output is asserted indepe ndently of the ALERT output and cannot be masked. Whenever
any of the measured temperatures exceed the user programmed Therm Limit values for the
programmed number of consecutive measurements, the
asserted, it will remain asserted until all measured temperatures drop below the Therm Limit minus
the Therm Hysteresis (also programmable).
SMSC EMC118219Revision 1.0 (07-11-13)
DATASHEET
THERM output is asserted. Once it has been
Page 20
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
EMC1182
SMDATA
SMCLK
ALERT
VDD
DP
DN
THERM /
ADDR
GND
1
2
3
4
8
7
6
5
+3.3V
Shared THERM
22
K
4.7K 33
K
+2.5 - 5V
Datasheet
When the THERM pin is asserted, the THERM status bits will likewise be set. Reading these bits will
not clear them until the THERM pin is deasserted. Once the THERM pin is deasserted, the THERM
status bits will be automatically cleared.
5.4.1THERM Pin Considerations
Because of the decode method used to determine the SMBus Address, it is important that the pull-up
resistance on
pin must be connected to the same 3.3V supply that drives the VDD pi n.
For 15ms after power up, the THERM pin must not be pulled low or the SMBus Address will not be
decoded properly. If the system requirements do not permit these conditions, the THERM pin must be
isolated from the bus during this time. One method of isolating this pin is shown in
.
THERM pin be within ±10% tolerance. Ad ditionally, the pull-up resi stor on the THERM
Figure 5.2.
Figure 5.2 Isolating THERM Pin
5.5 ALERT / THERM2 Output
The ALERT / THERM2 pin is an open dr ain output and requires a pull-up resistor to VDD and has two
modes of operation: interrupt mode and comparator mode. The mode of the ALERT / THERM2 output
is selected via the ALERT / COMPALERT/THERM bit in the Configuration Register (see Section 6.4).
5.5.1ALERT / THERM2 Pin InterruptALERT Mode
When configured to operate in interru pt mode, the ALERT / THERM2 pin asserts low when an out of
limit measurement (
detected, functioning as any standard
asserted as long as an out-of-limit condition remains. Once the out-of-limit condition has been
removed, the ALERT / THERM2 pin will remain asserted until the appropriate status bits are cleared.
The ALERT/ THERM2 pin can be masked by setting the MASK_ALL bit. Once the ALERT / THERM2
pin has been masked, it will be de-asserted and remain de-asserted until the MASK_ALL bit is cleared
by the user. Any interrupt conditions that occur while the ALERT / THERM2 pin is masked wi ll update
the Status Register normally. There are also individual channel masks (see
The ALERT / THERM2 pin is used as an interrupt signal or as an SMBus Alert signal that allows an
SMBus slave to communicate an error condition to the master. One or more
can be hard-wired together.
5.5.2ALERT / THERM2 Pin ComparatorTHERM Mode
When the ALERT / THERM2 pin is configured to operate in comparator mode, it will be asserted if any
of the measured temperatures exceeds the respective high limit, acting as a second
Revision 1.0 (07-11-13)20SMSC EMC1182
> high limit or < low limit) is detected on any diode or when a diode fault is
ALERT in on the SMBus. The ALERT / THERM2 pin will remain
Section 6.10).
ALERT / THERM2 outputs
THERM function
DATASHEET
Page 21
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
in. The ALERT / THERM2 pin will remain asserted until all temperatures drop below the corresponding
high limit minus the Therm Hysteresis value.
When the ALERT / THERM2 pin is asserted in comparator mode, the corresponding high limit status
bits will be set. Reading these bits will not clear them until the
Once the
The MASK_ALL bit will not block the ALERT / THERM2 pin in this mode; however, the individual
channel masks (see Section 6.10) will prevent the respective channel from asserting the ALERT/
THERM2 pin.
ALERT pin is deasserted, the status bits will be automatically cleared.
5.6 Temperature Measurement
The EMC1182 can monitor the temperature of one externally connected diode.
The device contains programmable High, Low, and Therm limits for all measured temperature
channels. If the measured temperature goes below the Lo w limit or above the High limit, the ALERT
pin can be asserted (based on user settings). If the measured temperature meets or exceeds the
Therm Limit, the THERM pin is asserted unconditionally, providing two tiers of temperature detection.
5.6.1Beta Compensation
Datasheet
ALERT / THERM2 pin is deasserted.
The EMC1182 is configured to monitor the temperature of basic diodes (e.g., 2N3904) or CPU thermal
diodes. For External Diode 1, it automatically detects the type of external diode (CPU diode or diode
connected transistor) and determines the optimal setting to reduce temperatur e errors introduced by
beta variation. Compensating for this error is also known as implementing the transistor or BJT model
for temperature measurement.
For discrete transistors configured with the collector and base shorted together, the beta is generally
sufficiently high such that the percent change in beta variation is very small. For example, a 10%
variation in beta for two forced emitter currents with a transistor whose ideal beta is 50 would contri bute
approximately 0.25°C error at 100°C. However for substrate transistors where the base-emitter junction
is used for temperature measurement and the collector is tied to the substrate, the proportional beta
variation will cause large error. For example, a 10% variation in beta for two forced emitter currents
with a transistor whose ideal beta is 0.5 would contribute approximately 8.25°C error at 100°C.
5.6.2Resistance Error Correction (REC)
Parasitic resistance in series with the external diodes will limit the accuracy obtainable from
temperature measurement devices. The voltage developed across this resistance by the switching
diode currents cause the temperature measurement to read higher than the true temperature.
Contributors to series resistance are PCB trace resistance, on die (i.e. on the processor) metal
resistance, bulk resistance in the base and emitter of the temperature transisto r. Typically, the error
caused by series resistance is +0.7°C per ohm. The EMC1182 automatically corrects up to 100 ohms
of series resistance.
5.6.3Programmable External Diode Ideality Factor
The EMC1182 is designed for external diodes with an ideality factor of 1.008. Not all external diodes,
processor or discrete, will have this exact value. This variation of the ideal ity factor introduces error in
the temperature measurement which must be corrected for. This correction is typically done using
programmable offset registers. Since an ideality factor mismatch introduces an error that is a function
of temperature, this correction is only accurate within a small range of temperatures. To provide
maximum flexibility to the user, the EMC1182 provides a 6-bit reg ister for each external diode where
the ideality factor of the diode used is programmed to eliminate errors across all temperatures.
SMSC EMC118221Revision 1.0 (07-11-13)
DATASHEET
Page 22
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
Datasheet
APPLICATION NOTE: When monitoring a substrate transistor or CPU d iode and beta compensation is enabled, the
Ideality Factor should not be adjusted. Beta Compensation automatically corrects for most
ideality errors.
5.7 Diode Faults
The EMC1182 detects an open on the DP and DN pins, and a short across the DP and DN pins. For
each temperature measurement made, the device checks for a diode fault on the external diode
channel(s). When a diode fault is detected, the
Section 5.8) and the temperature data reads 00h in the MSB and LSB registers (note: the low limi t will
not be checked). A diode fault is defined as one of the followin g: an open betwee n DP and DN, a sho rt
from VDD to DP, or a short from VDD to DN.
If a short occurs across DP and DN or a short occurs from DP to GND, the low limit status bit is set
and the ALERT / THERM2 pin asserts (unless masked). This condition is indistinguishable from a
temperature measurement of 0.000°C (-64°C in extended ran ge) resulting in temperature data of 00h
in the MSB and LSB registers.
If a short from DN to GND occurs (with a diode connected), temperature measurements will continue
as normal with no alerts.
ALERT / THERM2 pin asserts (unless masked, see
5.8 Consecutive Alerts
The EMC1182 contains multiple consecutive alert counters. One set of counters applies to the ALERT
/ THERM2 pin and the second set of counters applies to the THERM pin. Each temperature
measurement channel has a separate consecutive alert counter for each of the
THERM pins. All counters are user programmable and determine the number of consecutive
measurements that a temperature channel(s) must be out-of-limi t or reporting a diode fault before the
corresponding pin is asserted.
See Section 6.11, "Consecutive ALERT Register 22h" for more details on the consecutive alert
function.
5.9 Digital Filter
To reduce the effect of noise and temperature spikes on the reported temperat ure, the External Diode
channel uses a programmable digital filter. This filter can be configured as Level 1, Level 2, or Disabled
(default) (see Section 6.14). The typical filter performance is shown in Figure 5.4 and Figure 5.5.
ALERT / THERM2 and
Revision 1.0 (07-11-13)22SMSC EMC1182
DATASHEET
Page 23
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
Filter Step Response
0
10
20
30
40
50
60
70
80
90
02468101214
Samples
Temperature (C)
Disabled
Level1
Level2
Filter Impulse Response
0
10
20
30
40
50
60
70
80
90
02468101214
Samples
Temperatu r e (C)
Disabled
Level1
Level2
Datasheet
Figure 5.4 Temperature Filter Step Response
SMSC EMC118223Revision 1.0 (07-11-13)
Figure 5.5 Temperature Filter Impulse Response
DATASHEET
Page 24
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
Datasheet
5.10 Temperature Measurement Results an d Data
The temperature measurement results are stored in the internal and external temperature registers.
These are then compared with the values stored in the hi gh and low limit registers. Both external and
internal temperature measurements are stored in 11-bit format with the eight (8) most significant bits
stored in a high byte register and the three (3) least significant bits stored in the three (3) MSB
positions of the low byte register. All other bits of the low byte register are set to zero.
The EMC1182 has two selectable temperature ranges. The default range is from 0°C to +127°C and
the temperature is represented as binary number able to report a temper ature from 0°C to +127 .875°C
in 0.125°C steps.
The extended range is an extended temperature ran ge from -64°C to +191°C. The data format is a
binary number offset by 64°C. The extended range is used to measure temperature diodes with a la rge
known offset (such as AMD processor diodes) where the diode temperature plus the offset would be
equivalent to a temperature higher than +127°C.
Table 5.2 shows the default and extended range formats.
Table 5.2 Temperature Data Format
TEMPERATURE (°C)DEFAULT RANGE 0°C TO 127°CEXTENDED RANGE -64°C TO 191°C
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
Chapter 6 Register Description
The registers shown in Table 6.1 are accessible through the SMBus. An entry of ‘-’ indicates that the
bit is not used and will always read ‘0’.
Table 6.1 Register Set in Hexad ecimal Ord er
Datasheet
REGISTER
ADDRESSR/WREGISTER NAMEFUNCTION
00hR
01hR
02hR-CStatus
03hR/WConfiguration
04hR/WConversion Rate
05hR/W
06hR/W
07hR/W
Internal Diode Data
High Byte
External Diode Data
High Byte
Internal Diode High
Limit
Internal Diode Low
Limit
External Diode High
Limit High Byte
Stores the integer data for the
Internal Diode
Stores the integer data for the
External Diode
Stores status bits for the Internal
Diode and External Diode
Controls the general operation of
the device (mirrored at address
09h)
Controls the conversion rate for
updating temperature data
(mirrored at address 0Ah)
Stores the 8-bit high limit for the
Internal Diode (mirrored at address
0Bh)
Stores the 8-bit low limit for the
Internal Diode (mirrored at address
0Ch)
Stores the integer portion of the
high limit for the External Diode
(mirrored at register 0Dh)
DEFAULT
VALUEPAGE
00h
Page 27
00h
00hPage 28
00hPage 28
06h
(4/sec)
55h
(85°C)
00h
(0°C)
55h
(85°C)
Page 29
Page 30
08hR/W
09hR/WConfiguration
0AhR/WConversion Rate
SMSC EMC118225Revision 1.0 (07-11-13)
External Diode Low
Limit High Byte
Stores the integer portion of the
low limit for the External Diode
(mirrored at register 0Eh)
Controls the general operation of
the device (mirrored at address
03h)
Controls the conversion rate for
updating temperature data
(mirrored at address 04h)
DATASHEET
00h
(0°C)
00h
06h
(4/sec)
Page 28
Page 29
Page 26
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
Datasheet
Tabl e 6.1 Register Set in Hexadecimal Order (continued)
REGISTER
ADDRESSR/WREGISTER NAMEFUNCTION
0BhR/W
0ChR/W
0DhR/W
0EhR/W
Internal Diode High
Limit
Internal Diode Low
Limit
External Diode High
Limit High Byte
External Diode Low
Limit High Byte
0FhWOne Shot
10hR
External Diode Data
Low Byte
11hR/WScratchpad
12hR/WScratchpad
Stores the 8-bit high limit for the
Internal Diode (mirrored at address
05h)
Stores the 8-bit low limit for the
Internal Diode (mirrored at address
06h)
Stores the integer portion of the
high limit for the External Diode
(mirrored at register 07h)
Stores the integer portion of the
low limit for the External Diode
(mirrored at register 08h)
A write to this register initiates a
one shot update.
Stores the fractional data for the
External Diode
Scratchpad register for software
compatibility
Scratchpad register for software
compatibility
DEFAULT
VALUEPAGE
55h
(85°C)
00h
(0°C)
Page 30
55h
(85°C)
00h
(0°C)
00hPage 31
00hPage 27
00hPage 31
00hPage 31
13hR/W
14hR/W
19hR/W
1FhR/W
20hR/W
External Diode High
Limit Low Byte
External Diode Low
Limit Low Byte
External Diode
Therm Limit
Channel Mask
Register
Internal Diode Therm
Limit
21hR/WTherm Hysteresis
22hR/WConsecutive ALERT
25hR/W
27hR/W
External Diode1 Beta
Configuration
External Diode
Ideality Factor
Stores the fractional portion of the
high limit for the External Diode
Stores the fractional portion of the
low limit for the External Diode
Stores the 8-bit critical temperature
limit for the External Diode
Controls the masking of individual
channels
Stores the 8-bit critical temperature
limit for the Internal Diode
Stores the 8-bit hysteresis value
that applies to all Therm limits
Controls the number of out-of-limit
conditions that must occur before
an interrupt is asserted
Stores the Beta Compensation
circuitry settings for External
Diode1
Stores the ideality factor for the
External Diode
00h
Page 30
00h
55h
(85°C)
Page 32
00hPage 32
55h
(85°C
Page 32
0Ah
(10°C)
70hPage 33
08hPage 35
12h
(1.008)
Page 35
Revision 1.0 (07-11-13)26SMSC EMC1182
DATASHEET
Page 27
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
Datasheet
Tabl e 6.1 Register Set in Hexadecimal Order (continued)
REGISTER
ADDRESSR/WREGISTER NAMEFUNCTION
29hR
40hR/WFilter Control
FDhRProduct ID
FEhRManufacturer ID
FFhRRevision
Internal Diode Data
Low Byte
Stores the fractional data for the
Internal Diode
Controls the digital filter setting for
the External Diode channel
Stores a fixed value that identifies
the device
Stores a fixed value that
represents SMSC
Stores a fixed value that
represents the revision number
6.1 Data Read Interlock
When any temperature channel high byte register is read, the correspo nding low byte is copied into
an internal ‘shadow’ register. The user is free to read the low byte at any time an d be guaranteed that
it will correspond to the previously read high byte. Regardless if the low byte is read or not, reading
from the same high byte register again will automa tically refresh this stored low byte data.
6.2 Temperature Data Registers
DEFAULT
VALUEPAGE
00hPage 27
00hPage 37
20hPage 37
5DhPage 37
07hPage 38
T able 6.2 Temperature Data Registers
ADDRR/WREGISTERB7B6B5B4B3B2B1B0DEFAULT
00hR
29hR
01hR
10hR
As shown in Table 6.2, all temperature s are stored as an 11-bit value with the high byte representing
the integer value and the low byte representing the fracti onal value left justified to occupy the MSBits.
Internal Diode
High Byte
Internal Diode
Low Byte
External Diode
High Byte
External Diode
Low Byte
128643216842100h
0.50.250.125-----00h
128643216842100h
0.50.250.125-----00h
SMSC EMC118227Revision 1.0 (07-11-13)
DATASHEET
Page 28
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
The Status Register reports the operating status of the Internal Diode and External Diode channels.
When any of the bits are set (excluding the BUSY bit) either the ALERT / THERM2 or THERM pin is
being asserted.
The ALERT / THERM2 and THERM pins are controlled by the respective consecutive al ert counters
(see Section 6.11) and will not be asserted until the programmed consecutive alert count has been
reached. The status bits (except ETHERM and ITHERM) will remain set until read unless the ALERT
pin is configured as a second THERM output (see Section 5.4).
Bit 7 - BUSY - This bit indicates that the ADC is currently converting. This bit does not cause either
the ALERT / THERM2 or THERM pin to be asserted.
Bit 6 - IHIGH - This bit is set when the Internal Diode channel exceeds its programmed high limit.
When set, this bit will assert the ALERT / THERM2 pin.
Bit 5 - ILOW - This bit is set when the Internal Diode channel drops below its programmed low limit.
When set, this bit will assert the
Bit 4 - EHIGH - This bit is set when the External Diode channel exceeds its programmed high limit.
When set, this bit will assert the ALERT / THERM2 pin.
Bit 3 - ELOW - This bit is set when the External Diode channel drops below its programmed low limit.
When set, this bit will assert the ALERT / THERM2 pin.
Bit 2 - FAULT - This bit is asserted when a diode fault is detected. When set, th is bit will assert the
ALERT / THERM2 pin.
Bit 1 - ETHERM - This bit is set when the External Diode channel exceeds the programmed Therm
Limit. When set, this bit will assert the THERM pin. This bit will remain set until the THERM pin is
released at which point it will be automatically cleared .
Bit 0 - ITHERM - This bit is set when the Internal Diode channel exceeds the programmed Therm Limit.
When set, this bit will assert the
at which point it will be automatically cleared.
ALERT / THERM2 pin.
THERM pin. This bit will remain set until the THERM pin is released
6.4 Configuration Register 03h / 09h
Ta ble 6.4 Configu ration Register
ADDRR/WREGISTERB7B6B5B4B3B2B1B0DEFAULT
03h
R/WConfiguration
09h
The Configuration Register controls the basic operation of the devic e. This register is fully accessible
at either address.
Revision 1.0 (07-11-13)28SMSC EMC1182
MASK_
ALL
RUN/
STOP
ALERT
THERM2
DATASHEET
/
RECD- RANGE
DAVG_
DIS
- 00h
Page 29
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
Datasheet
Bit 7 - MASK_ALL - Masks the ALERT / THERM2 pin from asserting.
‘0’ - (default) - The ALERT / THERM2 pin is not masked. If any of the appropriate status bits are
set the ALERT
‘1’ - The ALERT/ THERM2 pin is masked. It will not be asserted for any interrupt condition unless
/ THERM2 pin will be asserted.
it is configured in comparator mode. The Status Registers will be updated normally.
Bit 6 - RUN / STOP - Controls Active/Standby modes.
‘0’ (default) - The device is in Active mode and converting on all cha nnels.
‘1’ - The device is in Standby mode and not converting.
Bit 5 - ALERT/THERM2 - Controls the operation of the ALERT / THERM2 pin.
‘0’ (default) - The ALERT / THERM2 acts as an Alert pin and has interrupt behavior as described
in Section 5.5.1.
‘1’ - The ALERT / THERM2 acts as a THERM pin and has comparator behavior as described in
Section 5.5.2. In this mode the MASK_ALL bit is ignored.
Bit 4 - RECD - Disables the Resistance Error Correction (REC) for the External Diode.
‘0’ (default) - REC is enabled for the External Diode.
‘1’ - REC is disabled for the External Diode.
Bit 2 - RANGE - Configures the measurement range and data format of the temperature channels.
‘0’ (default) - The temperature measurement range is 0°C to +127.875°C and the data format is
binary.
‘1’ -The temperature measurement range is -64°C to +191.875°C and th e data format is offset
binary (see Table 5.2).
Bit 1 - DAVG_DIS - Disables the dynamic averaging feature on all temperature channels.
‘0’ (default) - The dynamic averag ing feature is enabled. All temperature channels will be converted
with an averaging factor that is based on the conversion rate as shown in Table 6.6.
‘1’ - The dynamic averaging feature is disabled. All temperature channels will be converted with a
maximum averaging factor of 1x (equivalent to 11-bit conversion). For higher conversion rates, this
averaging factor will be reduced as shown in Table 6.6.
6.5 Conversion Rate Register 04h / 0Ah
Tabl e 6.5 Conversion Rate Register
ADDRR/WREGISTERB7B6B5B4B3B2B1B0DEFAULT
04h
R/W
0Ah
The Conversion Rate Register controls how often the temperature measurement cha nnels are updated
and compared against the limits. This register is fully accessible at either address.
Bits 3-0 - CONV[3:0] - Determines the conversion rate as shown in Table 6.6.
SMSC EMC118229Revision 1.0 (07-11-13)
Conversion
Rate
----CONV[3:0]
DATASHEET
06h
(4/sec)
Page 30
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
Datasheet
Tabl e 6.7 Tempe rature Limit Registers (continued)
ADDR.R/WREGISTERB7B6B5B4B3B2B1B0DEFAULT
08h
R/W
0Eh
14hR/W
The device contains both high and low limi ts for all temperature channels. If the measured temp erature
exceeds the high limit, then the corresponding status bit is set and the ALERT / THERM2 pin is
asserted. Likewise, if the measured temperature is less than or equal to the low limit, the
corresponding status bit is set and the
The data format for the limits must match the selected data format for the temperature so that if the
extended temperature range is used, the limits must be programmed in the extended data format.
The limit registers with multiple addresses are fully accessible at eith er address.
When the device is in Standby mode, updating the limit registers will have no effect until the next
conversion cycle occurs. This can be initiated via a write to the One Shot Register (see
"One Shot Register 0Fh") or by clearing the RUN / STOP bit (see Secti on 6.4, "Configuration Register
03h / 09h").
External
Diode Low
Limit High
Byte
External
Diode Low
Limit Low
Byte
128643216 8 42 1
0.50.250.125-----00h
ALERT / THERM2 pin is asserted.
6.7 Scratchpad Registers 11h and 12h
00h
(0°C)
Section 6.8,
Table 6.8 Scratchpad Register
ADDRR/WREGISTERB7B6B5B4B3B2B1B0DEFAULT
11hR/WScratchpad7654321000h
12hR/WScratchpad7654321000h
The Scratchpad Registers are Read / Write registers that are used for place holders to be software
compatible with legacy programs. Reading from the registers will return what is written to them.
6.8 One Shot Register 0Fh
The One Shot Register is used to initiate a one shot comman d. Writing to the one shot register when
the device is in Standby mode and BUSY bit (in Status Register) is ‘0’, will immediate ly cause the ADC
to update all temperature measurements. Writing to the One Shot Register while the device is in Active
mode will have no effect.
SMSC EMC118231Revision 1.0 (07-11-13)
DATASHEET
Page 32
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
Datasheet
6.9 Therm Limit Registers
Table 6.9 Therm Limit Registers
ADDR.R/WREGISTERB7B6B5B4B3B2B1B0DEFAULT
19hR/W
20hR/W
21hR/W
External
Diode Therm
Limit
Internal Diode
Therm Limit
Therm
Hysteresis
1286432168421
1286432168421
1286432168421
55h
(85°C)
55h
(85°C)
0Ah
(10°C)
The Therm Limit Registers are used to determine wheth er a critical thermal event has occurred. If the
measured temperature exceeds the Therm Limit, the THERM pin is asserted. The limit setting mu st
match the chosen data format of the temperature reading registers.
Unlike the ALERT / THERM2 pin, the THERM pin cannot be masked. Additionally, the THERM pin will
be released once the temperature drops below the corresponding threshold minus the Therm
Hysteresis.
6.10 Channel Mask Register 1Fh
Table 6.1 0 Channel Mask Register
ADDR.R/WREGISTERB7B6B5B4B3B2B1B0DEFAULT
1FhR/W
Channel
Mask
---- - -
EXT
MASK
INT
MASK
00h
The Channel Mask Register controls individual channel masking. When a channel is masked, the
ALERT / THERM2 pin will not be asserted when the masked channel reads a diode fault or out of limit
error. The channel mask does not mask the
THERM pin.
Bit 1 - EXTMASK - Masks the ALERT / THERM2 pin from asserting when the External Diode channel
is out of limit or reports a diode fault.
‘0’ (default) - The External Diode channel will cause the ALERT / THERM2 pin to be asserted if it
is out of limit or reports a diode fault.
‘1’ - The External Diode channel will not cause the ALERT / THERM2 pin to be asserted if it is out
of limit or reports a diode fault.
Bit 0 - INTMASK - Masks the ALERT / THERM2 pin from asserting when the Internal Diode
temperature is out of limit.
‘0’ (default) - The Internal Diode channel will cause the ALERT / THERM2 pin to be asserted if it
is out of limit.
‘1’ - The Internal Diode channel will not cause the ALERT / THERM2 pin to be asserted if it is out
of limit.
Revision 1.0 (07-11-13)32SMSC EMC1182
DATASHEET
Page 33
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
Datasheet
6.11 Consecutive ALERT Register 22h
Table 6.11 Consecutive ALERT Register
ADDR.R/WREGISTERB7B6B5B4B3B2B1B0DEFAULT
22hR/W
The Consecutive ALERT Register determines how many times an out-of-limit error or diode fault must
be detected in consecutive measurements before the ALERT / THERM2 or THERM pin is asserted.
Additionally, the Consecutive ALERT Register controls the SMBus Timeout functionality.
An out-of-limit condition (i.e. HIGH, LOW, or FAULT) occurring on the same temperature channel in
consecutive measurements will increment the consecutive alert counter. The counters will also be reset
if no out-of-limit condition or diode fault conditio n occurs in a consecutive reading.
When the ALERT / THERM2 pin is configured as an interrupt, when the consecutive alert counter
reaches its programmed value, the following will occur: the STATUS bit(s) for that chan nel and the last
error condition(s) (i.e. EHIGH) will be set to ‘1’, the
consecutive alert counter will be cleared, and measurements will co ntinue.
When the ALERT / THERM2 pin is configured as a comparator, the consecutive alert counter will
ignore diode fault and low limit errors and only increment if the measured temperature exceeds the
High Limit. Additionally, once the consecutive alert counter reaches the programmed limit, the
THERM2 pin will be asserted, but the counter will not be reset. It will remain set until the temperature
drops below the High Limit minus the Therm Hysteresis value.
For example, if the CALRT[2:0] bits are set for 4 consecutive alerts on an EMC1182 device, the high
limits are set at 70°C, and none of the channels are masked, the
asserted after the following four measurements:
1. Internal Diode reads 71°C and the external diode reads 69°C. Consecutive alert counter for INT is
2. Both the Internal Diode and the External Diode read 71°C. Consecutive alert counter for INT is
Consecutive
ALERT
TIME
OUT
CTHRM[2:0]CALRT[2:0]-70h
incremented to 1.
incremented to 2 and for EXT is set to 1.
ALERT / THERM2 pin will be asserted, the
ALERT/
ALERT / THERM2 pin will be
3. The External Diode reads 71°C and the Internal Diode reads 69°C. Consecutive alert counter for
INT is cleared and EXT is incremented to 2.
4. The Internal Diode reads 71°C and the external diode reads 71°C. Consecutive alert counter for
INT is set to 1 and EXT is incremented to 3.
5. The Internal Diode reads 71°C and the external diode reads 71°C. Consecutive alert counter for
INT is incremented to 2 and EXT is in cremented to 4. The appropriate status bits are set for EXT
and the
ALERT / THERM2 pin is asserted. EXT counter is reset to 0 and all other counters hold
the last value until the next temperature measurement.
Bit 7 - TIMEOUT - Determines whether the SMBus Timeout function is enabled.
‘0’ (default) - The SMBus Timeout feature is disabled. The SMCLK line can be held low in definitely
without the device resetting its SMBus protocol.
‘1’ - The SMBus Timeout feature is enabled. If the SMCLK line is held low for more than t
TIMEOUT
the device will reset the SMBus protocol.
Bits 6-4 CTHRM[2:0] - Determines the number of consecutive measurements that must exceed the
corresponding Therm Limit and Hardware Thermal Shutdown Limit before the
SYS_SHDN pin is
asserted. All temperature channels use this value to set the respective counters. The consecutive
THERM counter is incremented whenever any of the measurements exceed the correspo nding Therm
Limit or if the External Diode measurement exceeds the Hardware Thermal Shutdown Limi t.
SMSC EMC118233Revision 1.0 (07-11-13)
DATASHEET
,
Page 34
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
Datasheet
If the temperature drops below the Therm Limit or Hardware Thermal Shutdown Limit, the counter is
reset. If the programmed number of consecutive measurements exceed the Therm Limit or Hardware
Thermal Shutdown Limit, and the appropriate channel is linked to the SYS_SHDN pin, the SYS_SHDN
pin will be asserted low.
Once the SYS_SHDN pin is asserted, the consecutive Therm counter will not reset until the
corresponding temperature drops below the appropriate limit minus the correspond ing hysteresis.
Bits 6-4 - CTHRM[2:0] - Determines the number of consecutive measurements that must e xceed the
corresponding Therm Limit before the
THERM pin is asserted. All temperature channels use this value
to set the respective counters. The consecutive Therm counter is incremented whenever any
measurement exceed the corresponding Therm Limit.
If the temperature drops below the Therm Limit, the counter is reset. If a number of consecutive
measurements above the Therm Limit occurs, the
THERM pin is asserted low.
Once the THERM pin has been asserted, the consecutive therm counter will not reset until the
corresponding temperature drops below the Therm Limit minus the Therm Hysteresis value.
The bits are decoded as shown in Table 6.12. The default setting is 4 consecutive out of limit
conversions.
Bits 3-1 - CALRT[2:0] - Determine the number of consecutive measurements that must have an out of
limit condition or diode fault before the
ALERT / THERM2 pin is asserted. Both temperature channels
use this value to set the respective counters. The bits are decoded as shown in Table 6.12. The default
setting is 1 consecutive out of limit conversion.
Table 6.12 Consecutive Alert / Therm Settings
NUMBER OF CONSECUTIVE OUT OF LIMIT
210
000
MEASUREMENTS
1
(default for CALRT[2:0])
0012
0113
111
(default for CTHRM[2:0])
4
6.12 Beta Configuration Register 25h
Table 6.13 Beta Configuration Register
ADDR.R/WREGISTERB7B6B5B4B3B2B1B0DEFAULT
25h R/W
External
Diode Beta
Configuration
----ENABLEBETA[2:0]08h
This register is used to set the Beta Compensation factor that is used for the external diode channel.
‘0’ - The Beta Compensation Factor auto-detection circuitry is disabl ed.
‘1’ (default) - The Beta Compensation factor auto-detection circuitry is enabled. At the beginning of
every conversion, the optimal Beta Compensation factor setting will be determined an d applied.
Revision 1.0 (07-11-13)34SMSC EMC1182
DATASHEET
Page 35
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
Datasheet
6.13 External Diode Ideality Factor Register 27h
Table 6.14 Ideality Configuration Registers
ADDR.R/WREGISTERB7B6B5B4B3B2B1B0DEFAULT
External
27hR/W
Diode
Ideality
Factor
This register stores the ideality factors that are applied to the external diode. Table 6.15 defines each
setting and the corresponding ideality factor. Beta Compensation and Resistance Error Correction
automatically correct for most diode ideality errors; therefore, it is not recommended that these settings
be updated without consulting SMSC.
Ta ble 6.15 Ideality Factor Look-Up Table (Diode Mode l)
For CPU substrate transistors that require the BJT transistor model, the ideal ity factor behaves slightly
differently than for discrete diode-connected transistors. Refer to
Table 6.16 when using a CPU
substrate transistor.
SMSC EMC118235Revision 1.0 (07-11-13)
DATASHEET
Page 36
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
Datasheet
Ta ble 6.16 Subs trate Diode Ideality Factor Look-Up Table (BJT Model)
APPLICATION NOTE: When measuring a 65nm Intel CPU, the Ideali ty Settin g should be the default 12h . When
measuring a 45nm Intel CPU, the Ideality Settin g should be 15h.
Bit 1 - E1HIGH - This bit is set when the External Diode 1 channel exceeds its programmed high limit.
Bit 0 - IHIGH - This bit is set when the Internal Diode channel exceeds its programmed high limit.
Bit 1 - ELOW - This bit is set when the External Diode channel drops below its programmed low limit.
Bit 0 - ILOW - This bit is set when the Internal Diode channel drops below its programmed low limit.
Bit 1 - ETHERM - This bit is set when the External Diode channel exceeds its programmed Therm
Limit. When set, this bit will assert the THERM pin.
Bit 0- ITHERM - This bit is set when the Internal Diode channel exceeds its programmed Therm L imit.
When set, this bit will assert the
THERM pin.
Revision 1.0 (07-11-13)36SMSC EMC1182
DATASHEET
Page 37
Dual Channel 1°C Temperature Sensor with Beta Compensation and 1.8V SMBus Communications
6.14 Filter Control Register 40h
Table 6.17 Filter Configuration Register
ADDR.R/WREGISTERB7B6B5B4B3B2B1B0DEFAULT
40hR/WFilter Control------FILTER[1:0]00h
The Filter Configuration Register controls the digital filter on the External Diode channel.
Bits 1-0 - FILTER[1:0] - Control the level of digital filtering that is applied to the External Diode
temperature measurement as shown in Table 6.18. See Figure 5.4 a nd Figure 5.5 for examples on the
filter behavior.