– High-performance 32-bit RISC Architecture
– High-density 16-bit Instruction Set
– Leader in MIPS/Watt
– EmbeddedICE
• Internal High-speed Flash
– 512 Kbytes (AT91SAM7S512) Organized in Two Contiguous Banks of 1024 Pages
of 256 Bytes (Dual Plane)
– 256 Kbytes (AT91SAM7S256) Organized in 1024 Pages of 256 Bytes (Single Plane)
– 128 Kbytes (AT91SAM7S128) Organized in 512 Pages of 256 Bytes (Single Plane)
– 64 Kbytes (AT91SAM7S64) Organized in 512 Pages of 128 Bytes (Single Plane)
– 32 Kbytes (AT91SAM7S321/32) Organized in 256 Pages of 128 Bytes (Single Plane)
– 16 Kbytes (AT91SAM7S161/16 Organized in 256 Pages of 64 Bytes (Single Plane)
– Single Cycle Access at Up to 30 MHz in Worst Case Conditions
– Prefetch Buffer Optimizing Thumb Instruction Execution at Maximum Speed
– Page Programming Time: 6 ms, Including Page Auto-erase, Full Erase Time: 15 ms
– 10,000 Write Cycles, 10-year Data Retention Capability, Sector Lock Capabilities,
Flash Security Bit
– Fast Flash Programming Interface for High Volume Production
• Internal High-speed SRAM, Single-cycle Access at Maximum Speed
The complete document is available on
the Atmel website at www.atmel.com.
6175GS–ATARM–24-Dec-08
– Counter May Be Stopped While the Processor is in Debug State or in Idle Mode
• Real-time Timer (RTT)
– 32-bit Free-running Counter with Alarm
– Runs Off the Internal RC Oscillator
• One Parallel Input/Output Controller (PIOA)
– Thirty-two (AT91SAM7S512/256/128/64/321/161) or twenty-one (AT91SAM7S32/16) Programmable I/O Lines Multiplexed
with up to Two Peripheral I/Os
– Input Change Interrupt Capability on Each I/O Line
– Individually Programmable Open-drain, Pull-up resistor and Synchronous Output
• Eleven (AT91SAM7S512/256/128/64/321/161) or Nine (AT91SAM7S32/16) Peripheral DMA Controller (PDC) Channels
• One USB 2.0 Full Speed (12 Mbits per Second) Device Port (Except for the AT91SAM7S32/16).
– Independent Clock and Frame Sync Signals for Each Receiver and Transmitter
– I²S Analog Interface Support, Time Division Multiplex Support
– High-speed Continuous Data Stream Capabilities with 32-bit Data Transfer
• Two (AT91SAM7S512/256/128/64/321/161) or One (AT91SAM7S32/16) Universal Synchronous/Asynchronous Receiver
Transmitters (USART)
– Individual Baud Rate Generator, IrDA
– Support for ISO7816 T0/T1 Smart Card, Hardware Handshaking, RS485 Support
– Full Modem Line Support on USART1 (AT91SAM7S512/256/128/64/321/161)
®
Infrared Modulation/Demodulation
• One Master/Slave Serial Peripheral Interface (SPI)
– 8- to 16-bit Programmable Data Length, Four External Peripheral Chip Selects
• One Three-channel 16-bit Timer/Counter (TC)
– Three External Clock Input and Two Multi-purpose I/O Pins per Channel (AT91SAM7S512/256/128/64/321/161)
– One External Clock Input and Two Multi-purpose I/O Pins for the first Two Channels Only (AT91SAM7S32/16)
– Double PWM Generation, Capture/Waveform Mode, Up/Down Capability
• One Four-channel 16-bit PWM Controller (PWMC)
• One Two-wire Interface (TWI)
– Master Mode Support Only, All Two-wire Atmel EEPROMs and I2C Compatible Devices Supported
(AT91SAM7S512/256/128/64/321/32)
– Master, Multi-Master and Slave Mode Support, All Two-wire Atmel EEPROMs and I
(AT91SAM7S161/16)
2
C Compatible Devices Supported
• One 8-channel 10-bit Analog-to-Digital Converter, Four Channels Multiplexed with Digital I/Os
• SAM-BA
• IEEE
™
Boot Assistant
– Default Boot program
– Interface with SAM-BA Graphic User Interface
®
1149.1 JTAG Boundary Scan on All Digital Pins
• 5V-tolerant I/Os, including Four High-current Drive I/O lines, Up to 16 mA Each (AT91SAM7S161/16 I/Os Not 5V-tolerant)
• Power Supplies
– Embedded 1.8V Regulator, Drawing up to 100 mA for the Core and External Components
– 3.3V or 1.8V VDDIO I/O Lines Power Supply, Independent 3.3V VDDFLASH Flash Power Supply
– 1.8V VDDCORE Core Power Supply with Brown-out Detector
• Fully Static Operation: Up to 55 MHz at 1.65V and 85⋅ C Worst Case Conditions
• Available in 64-lead LQFP Green or 64-pad QFN Green Package (AT91SAM7S512/256/128/64/321/161) and 48-lead LQFP Green
or 48-pad QFN Green Package (AT91SAM7S32/16)
2
AT91SAM7S Series Summary
6175GS–ATARM–24-Dec-08
1.Description
AT91SAM7S Series Summary
Atmel’s AT91SAM7S is a series of low pincount Flash microcontrollers based on the 32-bit ARM
RISC processor. It features a high-speed Flash and an SRAM, a large set of peripherals, including a USB 2.0 device (except for the AT91SAM7S32 and AT91SAM7S16), and a complete set
of system functions minimizing the number of external components. The device is an ideal
migration path for 8-bit microcontroller users looking for additional performance and extended
memory.
The embedded Flash memory can be programmed in-system via the JTAG-ICE interface or via
a parallel interface on a production programmer prior to mounting. Built-in lock bits and a security bit protect the firmware from accidental overwrite and preserves its confidentiality.
The AT91SAM7S Series system controller includes a reset controller capable of managing the
power-on sequence of the microcontroller and the complete system. Correct device operation
can be monitored by a built-in brownout detector and a watchdog running off an integrated RC
oscillator.
The AT91SAM7S Series are general-purpose microcontrollers. Their integrated USB Device
port makes them ideal devices for peripheral applications requiring connectivity to a PC or cellular phone. Their aggressive price point and high level of integration pushes their scope of use far
into the cost-sensitive, high-volume consumer market.
1.1Configuration Summary of the AT91SAM7S512, AT91SAM7S256, AT91SAM7S128,
AT91SAM7S64, AT91SAM7S321, AT91SAM7S32, AT91SAM7S161 and AT91SAM7S16
The AT91SAM7S512, AT91SAM7S256, AT91SAM7S128, AT91SAM7S64, AT91SAM7S321,
AT91SAM7S32, AT91SAM7S161 and AT91SAM7S16 differ in memory size, peripheral set and
package. Table 1-1 summarizes the configuration of the six devices.
Except for the AT91SAM7S32/16, all other AT91SAM7S devices are package and pinout
compatible.
Note:1. The bottom pad of the QFN package must be connected to ground.
(1)
10
AT91SAM7S Series Summary
6175GS–ATARM–24-Dec-08
AT91SAM7S Series Summary
112
13
24
2536
37
48
2536
121
37
48
24
13
4.348-lead LQFP and 48-pad QFN Package Outlines
Figure 4-3 and Figure 4-4 show the orientation of the 48-lead LQFP and the 48-pad QFN pack-
age. A detailed mechanical description is given in the section Mechanical Characteristics of the
full datasheet.
Figure 4-3.48-lead LQFP Package (Top View)
Figure 4-4.48-pad QFN Package (Top View)
4.448-lead LQFP and 48-pad QFN Pinout
Table 4-2.AT91SAM7S32/16 Pinout
1ADVREF13VDDIO25TDI37TDO
2GND14PA16/PGMD426PA6/PGMNOE38JTAGSEL
3AD415PA15/PGMD327PA5/PGMRDY39TMS
4AD516PA14/PGMD228PA4/PGMNCMD40TCK
5AD617PA13/PGMD129NRST41VDDCORE
6AD718VDDCORE30TST42ERASE
7VDDIN19PA12/PGMD031PA343VDDFLASH
8VDDOUT20PA11/PGMM332PA2/PGMEN244GND
9PA17/PGMD5/AD021PA10/PGMM233VDDIO45XOUT
10PA18/PGMD6/AD122PA9/PGMM134GND46XIN/PGMCK
11PA19/PGMD7/AD223PA8/PGMM035PA1/PGMEN147PLLRC
12PA20/AD324PA7/PGMNVALID36PA0/PGMEN048VDDPLL
Note:1. The bottom pad of the QFN package must be connected to ground.
6175GS–ATARM–24-Dec-08
(1)
11
5.Power Considerations
5.1Power Supplies
The AT91SAM7S Series has six types of power supply pins and integrates a voltage regulator,
allowing the device to be supplied with only one voltage. The six power supply pin types are:
• VDDIN pin. It powers the voltage regulator and the ADC; voltage ranges from 3.0V to 3.6V,
3.3V nominal.
• VDDOUT pin. It is the output of the 1.8V voltage regulator.
• VDDIO pin. It powers the I/O lines and the USB transceivers; dual voltage range is
supported. Ranges from 3.0V to 3.6V, 3.3V nominal or from 1.65V to 1.95V, 1.8V nominal.
Note that supplying less than 3.0V to VDDIO prevents any use of the USB transceivers.
• VDDFLASH pin. It powers a part of the Flash and is required for the Flash to operate
correctly; voltage ranges from 3.0V to 3.6V, 3.3V nominal.
• VDDCORE pins. They power the logic of the device; voltage ranges from 1.65V to 1.95V,
1.8V typical. It can be connected to the VDDOUT pin with decoupling capacitor. VDDCORE
is required for the device, including its embedded Flash, to operate correctly.
During startup, core supply voltage (VDDCORE) slope must be superior or equal to 6V/ms.
• VDDPLL pin. It powers the oscillator and the PLL. It can be connected directly to the
VDDOUT pin.
No separate ground pins are provided for the different power supplies. Only GND pins are provided and should be connected as shortly as possible to the system ground plane.
In order to decrease current consumption, if the voltage regulator and the ADC are not used,
VDDIN, ADVREF, AD4, AD5, AD6 and AD7 should be connected to GND. In this case VDDOUT
should be left unconnected.
5.2Power Consumption
The AT91SAM7S Series has a static current of less than 60 µA on VDDCORE at 25°C, including
the RC oscillator, the voltage regulator and the power-on reset. When the brown-out detector is
activated, 20 µA static current is added.
The dynamic power consumption on VDDCORE is less than 50 mA at full speed when running
out of the Flash. Under the same conditions, the power consumption on VDDFLASH does not
exceed 10 mA.
5.3Voltage Regulator
The AT91SAM7S Series embeds a voltage regulator that is managed by the System Controller.
In Normal Mode, the voltage regulator consumes less than 100 µA static current and draws 100
mA of output current.
The voltage regulator also has a Low-power Mode. In this mode, it consumes less than 25 µA
static current and draws 1 mA of output current.
Adequate output supply decoupling is mandatory for VDDOUT to reduce ripple and avoid oscillations. The best way to achieve this is to use two capacitors in parallel: one external 470 pF (or
1 nF) NPO capacitor must be connected between VDDOUT and GND as close to the chip as
possible. One external 2.2 µF (or 3.3 µF) X7R capacitor must be connected between VDDOUT
and GND.
12
AT91SAM7S Series Summary
6175GS–ATARM–24-Dec-08
Adequate input supply decoupling is mandatory for VDDIN in order to improve startup stability
Power Source
ranges
from 4.5V (USB)
to 18V
3.3V
VDDIN
Voltage
Regulator
VDDOUT
VDDIO
DC/DC Converter
VDDCORE
VDDFLASH
VDDPLL
and reduce source voltage drop. The input decoupling capacitor should be placed close to the
chip. For example, two capacitors can be used in parallel: 100 nF NPO and 4.7 µF X7R.
5.4Typical Powering Schematics
The AT91SAM7S Series supports a 3.3V single supply mode. The internal regulator is connected to the 3.3V source and its output feeds VDDCORE and the VDDPLL. Figure 5-1 shows
the power schematics to be used for USB bus-powered systems.
Figure 5-1. 3.3V System Single Power Supply Schematic
AT91SAM7S Series Summary
6175GS–ATARM–24-Dec-08
13
6.I/O Lines Considerations
6.1JTAG Port Pins
TMS, TDI and TCK are schmitt trigger inputs. TMS and TCK are 5-V tolerant, TDI is not. TMS,
TDI and TCK do not integrate a pull-up resistor.
TDO is an output, driven at up to VDDIO, and has no pull-up resistor.
The JTAGSEL pin is used to select the JTAG boundary scan when asserted at a high level. The
JTAGSEL pin integrates a permanent pull-down resistor of about 15 kΩ to GND, so that it can be
left unconnected for normal operations.
6.2Test Pin
The TST pin is used for manufacturing test, fast programming mode or SAM-BA Boot Recovery
of the AT91SAM7S Series when asserted high. The TST pin integrates a permanent pull-down
resistor of about 15 kΩ to GND, so that it can be left unconnected for normal operations.
To enter fast programming mode, the TST pin and the PA0 and PA1 pins should be tied high
and PA2 tied to low.
To enter SAM-BA Boot Recovery, the TST pin and the PA0, PA1 and PA2 pins should be tied
high fo at least 10 seconds.
Driving the TST pin at a high level while PA0 or PA1 is driven at 0 leads to unpredictable results.
6.3Reset Pin
The NRST pin is bidirectional with an open drain output buffer. It is handled by the on-chip reset
controller and can be driven low to provide a reset signal to the external components or asserted
low externally to reset the microcontroller. There is no constraint on the length of the reset pulse,
and the reset controller can guarantee a minimum pulse length. This allows connection of a simple push-button on the pin NRST as system user reset, and the use of the signal NRST to reset
all the components of the system.
The NRST pin integrates a permanent pull-up resistor to VDDIO.
6.4ERASE Pin
The ERASE pin is used to re-initialize the Flash content and some of its NVM bits. It integrates a
permanent pull-down resistor of about 15 kΩ to GND, so that it can be left unconnected for nor-
mal operations.
6.5PIO Controller A Lines
• All the I/O lines PA0 to PA31on AT91SAM7S512/256/128/64/321 (PA0 to PA20 on
AT91SAM7S32) are 5V-tolerant and all integrate a programmable pull-up resistor.
• All the I/O lines PA0 to PA31 on AT91SAM7S161 (PA0 to PA20 on AT91SAM7S16) are not
5V-tolerant and all integrate a programmable pull-up resistor.
Programming of this pull-up resistor is performed independently for each I/O line through the
PIO controllers.
14
5V-tolerant means that the I/O lines can drive voltage level according to VDDIO, but can be
driven with a voltage of up to 5.5V. However, driving an I/O line with a voltage over VDDIO while
the programmable pull-up resistor is enabled will create a current path through the pull-up resis-
AT91SAM7S Series Summary
6175GS–ATARM–24-Dec-08
tor from the I/O line to VDDIO. Care should be taken, in particular at reset, as all the I/O lines
default to input with the pull-up resistor enabled at reset.
6.6I/O Line Drive Levels
The PIO lines PA0 to PA3 are high-drive current capable. Each of these I/O lines can drive up to
16 mA permanently.
The remaining I/O lines can draw only 8 mA.
However, the total current drawn by all the I/O lines cannot exceed 150 mA (100 mA for
AT91SAM7S32/16).
AT91SAM7S Series Summary
6175GS–ATARM–24-Dec-08
15
7.Processor and Architecture
7.1ARM7TDMI Processor
• RISC processor based on ARMv4T Von Neumann architecture
• The AT91SAM7S512 embeds a high-speed 64-Kbyte SRAM bank.
• The AT91SAM7S256 embeds a high-speed 64-Kbyte SRAM bank.
• The AT91SAM7S128 embeds a high-speed 32-Kbyte SRAM bank.
• The AT91SAM7S64 embeds a high-speed 16-Kbyte SRAM bank.
• The AT91SAM7S321 embeds a high-speed 8-Kbyte SRAM bank.
• The AT91SAM7S32 embeds a high-speed 8-Kbyte SRAM bank.
• The AT91SAM7S161 embeds a high-speed 4-Kbyte SRAM bank.
• The AT91SAM7S16 embeds a high-speed 4-Kbyte SRAM bank
After reset and until the Remap Command is performed, the SRAM is only accessible at address
0x0020 0000. After Remap, the SRAM also becomes available at address 0x0.
8.7.2Internal ROM
The AT91SAM7S Series embeds an Internal ROM. The ROM contains the FFPI and the
SAM-BA program.
AT91SAM7S Series Summary
8.7.3Internal Flash
The internal ROM is not mapped by default.
• The AT91SAM7S512 features two contiguous banks (dual plane) of 256 Kbytes of Flash.
• The AT91SAM7S256 features one bank (single plane) of 256 Kbytes of Flash.
• The AT91SAM7S128 features one bank (single plane) of 128 Kbytes of Flash.
• The AT91SAM7S64 features one bank (single plane) of 64 Kbytes of Flash.
• The AT91SAM7S321/32 features one bank (single plane) of 32 Kbytes of Flash.
• The AT91SAM7S161/16 features one bank (single plane) of 16 Kbytes of Flash.
At any time, the Flash is mapped to address 0x0010 0000. It is also accessible at address 0x0
after the reset and before the Remap Command.
Figure 8-2.Internal Memory Mapping
6175GS–ATARM–24-Dec-08
21
8.8Embedded Flash
8.8.1Flash Overview
• The Flash of the AT91SAM7S512 is organized in two banks (dual plane) of 1024 pages of
• The Flash of the AT91SAM7S256 is organized in 1024 pages (single plane) of 256 bytes. The
• The Flash of the AT91SAM7S128 is organized in 512 pages (single plane) of 256 bytes. The
• The Flash of the AT91SAM7S64 is organized in 512 pages (single plane) of 128 bytes. The
• The Flash of the AT91SAM7S321/32 is organized in 256 pages (single plane) of 128 bytes.
• The Flash of the AT91SAM7S161/16 is organized in 256 pages (single plane) of 64 bytes.
• The Flash of the AT91SAM7S512/256/128 contains a 256-byte write buffer, accessible
• The Flash of the AT91SAM7S64/321/32/161/16 contains a 128-byte write buffer, accessible
The Flash benefits from the integration of a power reset cell and from the brownout detector.
This prevents code corruption during power supply changes, even in the worst conditions.
256 bytes. The 524,288 bytes are organized in 32-bit words.
262,144 bytes are organized in 32-bit words.
131,072 bytes are organized in 32-bit words.
65,536 bytes are organized in 32-bit words.
The 32,768 bytes are organized in 32-bit words.
The 16,384 bytes are organized in 32-bit words.
through a 32-bit interface.
through a 32-bit interface.
When Flash is not used (read or write access), it is automatically placed into standby mode.
8.8.2Embedded Flash Controller
The Embedded Flash Controller (EFC) manages accesses performed by the masters of the system. It enables reading the Flash and writing the write buffer. It also contains a User Interface,
mapped within the Memory Controller on the APB. The User Interface allows:
• programming of the access parameters of the Flash (number of wait states, timings, etc.)
• starting commands such as full erase, page erase, page program, NVM bit set, NVM bit
clear, etc.
• getting the end status of the last command
• getting error status
• programming interrupts on the end of the last commands or on errors
The Embedded Flash Controller also provides a dual 32-bit prefetch buffer that optimizes 16-bit
access to the Flash. This is particularly efficient when the processor is running in Thumb mode.
Two EFCs are embedded in the SAM7S512 to control each bank of 256 Kbytes. Dual plane
organization allows concurrent Read and Program. Read from one memory plane may be performed even while program or erase functions are being executed in the other memory plane.
One EFC is embedded in the SAM7S256/128/64/32/321/161/16 to control the single plane
256/128/64/32/16 Kbytes.
22
AT91SAM7S Series Summary
6175GS–ATARM–24-Dec-08
8.8.3Lock Regions
8.8.3.1AT91SAM7S512
Two Embedded Flash Controllers each manage 16 lock bits to protect 16 regions of the flash
against inadvertent flash erasing or programming commands. The AT91SAM7S512 contains 32
lock regions and each lock region contains 64 pages of 256 bytes. Each lock region has a size of
16 Kbytes.
If a locked-region’s erase or program command occurs, the command is aborted and the
LOCKE bit in the MC_FSR register rises and the interrupt line rises if the LOCKE bit has been
written at 1 in the MC_FMR register.
The 16 NVM bits (or 32 NVM bits) are software programmable through the corresponding EFC
User Interface. The command “Set Lock Bit” enables the protection. The command “Clear Lock
Bit” unlocks the lock region.
Asserting the ERASE pin clears the lock bits, thus unlocking the entire Flash.
8.8.3.2AT91SAM7S256
The Embedded Flash Controller manages 16 lock bits to protect 16 regions of the flash against
inadvertent flash erasing or programming commands. The AT91SAM7S256 contains 16 lock
regions and each lock region contains 64 pages of 256 bytes. Each lock region has a size of 16
Kbytes.
AT91SAM7S Series Summary
If a locked-region’s erase or program command occurs, the command is aborted and the
LOCKE bit in the MC_FSR register rises and the interrupt line rises if the LOCKE bit has been
written at 1 in the MC_FMR register.
The 16 NVM bits are software programmable through the EFC User Interface. The command
“Set Lock Bit” enables the protection. The command “Clear Lock Bit” unlocks the lock region.
Asserting the ERASE pin clears the lock bits, thus unlocking the entire Flash.
8.8.3.3AT91SAM7S128
The Embedded Flash Controller manages 8 lock bits to protect 8 regions of the flash against
inadvertent flash erasing or programming commands. The AT91SAM7S128 contains 8 lock
regions and each lock region contains 64 pages of 256 bytes. Each lock region has a size of 16
Kbytes.
If a locked-region’s erase or program command occurs, the command is aborted and the
LOCKE bit in the MC_FSR register rises and the interrupt line rises if the LOCKE bit has been
written at 1 in the MC_FMR register.
The 8 NVM bits are software programmable through the EFC User Interface. The command “Set
Lock Bit” enables the protection. The command “Clear Lock Bit” unlocks the lock region.
Asserting the ERASE pin clears the lock bits, thus unlocking the entire Flash.
8.8.3.4AT91SAM7S64
The Embedded Flash Controller manages 16 lock bits to protect 16 regions of the flash against
inadvertent flash erasing or programming commands. The AT91SAM7S64 contains 16 lock
regions and each lock region contains 32 pages of 128 bytes. Each lock region has a size of 4
Kbytes.
6175GS–ATARM–24-Dec-08
23
If a locked-region’s erase or program command occurs, the command is aborted and the
LOCKE bit in the MC_FSR register rises and the interrupt line rises if the LOCKE bit has been
written at 1 in the MC_FMR register.
The 16 NVM bits are software programmable through the EFC User Interface. The command
“Set Lock Bit” enables the protection. The command “Clear Lock Bit” unlocks the lock region.
Asserting the ERASE pin clears the lock bits, thus unlocking the entire Flash.
8.8.3.5AT91SAM7S321/32
The Embedded Flash Controller manages 8 lock bits to protect 8 regions of the flash against
inadvertent flash erasing or programming commands. The AT91SAM7S321/32 contains 8 lock
regions and each lock region contains 32 pages of 128 bytes. Each lock region has a size of 4
Kbytes.
If a locked-region’s erase or program command occurs, the command is aborted and the
LOCKE bit in the MC_FSR register rises and the interrupt line rises if the LOCKE bit has been
written at 1 in the MC_FMR register.
The 8 NVM bits are software programmable through the EFC User Interface. The command “Set
Lock Bit” enables the protection. The command “Clear Lock Bit” unlocks the lock region.
Asserting the ERASE pin clears the lock bits, thus unlocking the entire Flash.
8.8.3.6AT91SAM7S161/16
The Embedded Flash Controller manages 8 lock bits to protect 8 regions of the flash against
inadvertent flash erasing or programming commands. The AT91SAM7S161/16 contains 8 lock
regions and each lock region contains 32 pages of 64 bytes. Each lock region has a size of 2
Kbytes.
If a locked-region’s erase or program command occurs, the command is aborted and the
LOCKE bit in the MC_FSR register rises and the interrupt line rises if the LOCKE bit has been
written at 1 in the MC_FMR register.
The 8 NVM bits are software programmable through the EFC User Interface. The command “Set
Lock Bit” enables the protection. The command “Clear Lock Bit” unlocks the lock region.
Asserting the ERASE pin clears the lock bits, thus unlocking the entire Flash.
Table summarizes the configuration of the eight devices.
Flash Configuration Summary
DeviceNumber of Lock BitsNumber of Pages in the Lock RegionPage Size
AT91SAM7S5123264256 bytes
AT91SAM7S2561664256 bytes
AT91SAM7S128864256 bytes
AT91SAM7S641632128 bytes
AT91SAM7S321/32832128 bytes
AT91SAM7S161/1683264 bytes
24
AT91SAM7S Series Summary
6175GS–ATARM–24-Dec-08
8.8.4Security Bit Feature
The AT91SAM7S Series features a security bit, based on a specific NVM Bit. When the security
is enabled, any access to the Flash, either through the ICE interface or through the Fast Flash
Programming Interface, is forbidden. This ensures the confidentiality of the code programmed in
the Flash.
This security bit can only be enabled, through the Command “Set Security Bit” of the EFC User
Interface. Disabling the security bit can only be achieved by asserting the ERASE pin at 1, and
after a full flash erase is performed. When the security bit is deactivated, all accesses to the
flash are permitted.
It is important to note that the assertion of the ERASE pin should always be longer than 50 ms.
As the ERASE pin integrates a permanent pull-down, it can be left unconnected during normal
operation. However, it is safer to connect it directly to GND for the final application.
8.8.5Non-volatile Brownout Detector Control
Two general purpose NVM (GPNVM) bits are used for controlling the brownout detector (BOD),
so that even after a power loss, the brownout detector operations remain in their state.
These two GPNVM bits can be cleared or set respectively through the commands “Clear General-purpose NVM Bit” and “Set General-purpose NVM Bit” of the EFC User Interface.
AT91SAM7S Series Summary
• GPNVM Bit 0 is used as a brownout detector enable bit. Setting the GPNVM Bit 0 enables
the BOD, clearing it disables the BOD. Asserting ERASE clears the GPNVM Bit 0 and thus
disables the brownout detector by default.
• The GPNVM Bit 1 is used as a brownout reset enable signal for the reset controller. Setting
the GPNVM Bit 1 enables the brownout reset when a brownout is detected, Clearing the
GPNVM Bit 1 disables the brownout reset. Asserting ERASE disables the brownout reset by
default.
8.8.6Calibration Bits
Eight NVM bits are used to calibrate the brownout detector and the voltage regulator. These bits
are factory configured and cannot be changed by the user. The ERASE pin has no effect on the
calibration bits.
8.9Fast Flash Programming Interface
The Fast Flash Programming Interface allows programming the device through either a serial
JTAG interface or through a multiplexed fully-handshaked parallel port. It allows gang-programming with market-standard industrial programmers.
The FFPI supports read, page program, page erase, full erase, lock, unlock and protect
commands.
The Fast Flash Programming Interface is enabled and the Fast Programming Mode is entered
when the TST pin and the PA0 and PA1 pins are all tied high and PA2 is tied low.
8.10SAM-BA Boot Assistant
The SAM-BA™ Boot Recovery restores the SAM-BA Boot in the first two sectors of the on-chip
Flash memory. The SAM-BA Boot recovery is performed when the TST pin and the PA0, PA1
and PA2 pins are all tied high for 10 seconds.
6175GS–ATARM–24-Dec-08
25
The SAM-BA Boot Assistant is a default Boot Program that provides an easy way to program in
situ the on-chip Flash memory.
The SAM-BA Boot Assistant supports serial communication through the DBGU or through the
USB Device Port. (The AT91SAM7S32/16 have no USB Device Port.)
• Communication through the DBGU supports a wide range of crystals from 3 to 20 MHz via
software auto-detection.
• Communication through the USB Device Port is limited to an 18.432 MHz crystal. (
The SAM-BA Boot provides an interface with SAM-BA Graphic User Interface (GUI).
9.System Controller
The System Controller manages all vital blocks of the microcontroller: interrupts, clocks, power,
time, debug and reset.
The System Controller peripherals are all mapped to the highest 4 Kbytes of address space,
between addresses 0xFFFF F000 and 0xFFFF FFFF.
Figure 9-1 on page 27 and Figure 9-2 on page 28 show the product specific System Controller
Block Diagrams.
Figure 8-1 on page 20 shows the mapping of the of the User Interface of the System Controller
peripherals. Note that the memory controller configuration user interface is also mapped within
this address space.
The Reset Controller is based on a power-on reset cell and one brownout detector. It gives the
status of the last reset, indicating whether it is a power-up reset, a software reset, a user reset, a
watchdog reset or a brownout reset. In addition, it controls the internal resets and the NRST pin
open-drain output. It allows to shape a signal on the NRST line, guaranteeing that the length of
the pulse meets any requirement.
Note that if NRST is used as a reset output signal for external devices during power-off, the
brownout detector must be activated.
9.1.1Brownout Detector and Power-on Reset
The AT91SAM7S Series embeds a brownout detection circuit and a power-on reset cell. Both
are supplied with and monitor VDDCORE. Both signals are provided to the Flash to prevent any
code corruption during power-up or power-down sequences or if brownouts occur on the
VDDCORE power supply.
The power-on reset cell has a limited-accuracy threshold at around 1.5V. Its output remains low
during power-up until VDDCORE goes over this voltage level. This signal goes to the reset controller and allows a full re-initialization of the device.
The brownout detector monitors the VDDCORE level during operation by comparing it to a fixed
trigger level. It secures system operations in the most difficult environments and prevents code
corruption in case of brownout on the VDDCORE.
AT91SAM7S Series Summary
Only VDDCORE is monitored.
When the brownout detector is enabled and VDDCORE decreases to a value below the trigger
level (Vbot-, defined as Vbot - hyst/2), the brownout output is immediately activated.
When VDDCORE increases above the trigger level (Vbot+, defined as Vbot + hyst/2), the reset
is released. The brownout detector only detects a drop if the voltage on VDDCORE stays below
the threshold voltage for longer than about 1µs.
The threshold voltage has a hysteresis of about 50 mV, to ensure spike free brownout detection.
The typical value of the brownout detector threshold is 1.68V with an accuracy of ± 2% and is
factory calibrated.
The brownout detector is low-power, as it consumes less than 20 µA static current. However, it
can be deactivated to save its static current. In this case, it consumes less than 1µA. The deactivation is configured through the GPNVM bit 0 of the Flash.
6175GS–ATARM–24-Dec-08
29
9.2Clock Generator
Embedded
RC
Oscillator
Main
Oscillator
PLL and
Divider
Clock Generator
Power
Management
Controller
XIN
XOUT
PLLRC
Slow Clock
SLCK
Main Clock
MAINCK
PLL Clock
PLLCK
Control
Status
The Clock Generator embeds one low-power RC Oscillator, one Main Oscillator and one PLL
with the following characteristics:
It provides SLCK, MAINCK and PLLCK.
Figure 9-3.Clock Generator Block Diagram
• RC Oscillator ranges between 22 kHz and 42 kHz
• Main Oscillator frequency ranges between 3 and 20 MHz
• Main Oscillator can be bypassed
• PLL output ranges between 80 and 220 MHz
9.3Power Management Controller
The Power Management Controller uses the Clock Generator outputs to provide:
• the Processor Clock PCK
• the Master Clock MCK
• the USB Clock UDPCK (not present on AT91SAM7S32/16)
• all the peripheral clocks, independently controllable
• three programmable clock outputs
The Master Clock (MCK) is programmable from a few hundred Hz to the maximum operating frequency of the device.
The Processor Clock (PCK) switches off when entering processor idle mode, thus allowing
reduced power consumption while waiting for an interrupt.
• Controls the interrupt lines (nIRQ and nFIQ) of an ARM Processor
• Individually maskable and vectored interrupt sources
– Source 0 is reserved for the Fast Interrupt Input (FIQ)
– Source 1 is reserved for system peripherals RTT, PIT, EFC, PMC, DBGU, etc.)
– Other sources control the peripheral interrupts or external interrupts
– Programmable edge-triggered or level-sensitive internal sources
– Programmable positive/negative edge-triggered or high/low level-sensitive external
sources
• 8-level Priority Controller
– Drives the normal interrupt of the processor
– Handles priority of the interrupt sources
– Higher priority interrupts can be served during service of lower priority interrupt
• Vectoring
– Optimizes interrupt service routine branch and execution
– One 32-bit vector register per interrupt source
– Interrupt vector register reads the corresponding current interrupt vector
•Protect Mode
– Easy debugging by preventing automatic operations
•Fast Forcing
– Permits redirecting any interrupt source on the fast interrupt
• General Interrupt Mask
– Provides processor synchronization on events without triggering an interrupt
6175GS–ATARM–24-Dec-08
31
9.5Debug Unit
• Comprises:
– One two-pin UART
– One Interface for the Debug Communication Channel (DCC) support
– One set of Chip ID Registers
– One Interface providing ICE Access Prevention
•Two-pin UART
– Implemented features are compatible with the USART
– Programmable Baud Rate Generator
– Parity, Framing and Overrun Error
– Automatic Echo, Local Loopback and Remote Loopback Channel Modes
• Debug Communication Channel Support
– Offers visibility of COMMRX and COMMTX signals from the ARM Processor
• Chip ID Registers
– Identification of the device revision, sizes of the embedded memories, set of
peripherals
– Chip ID is 0x270B0A40 for AT91SAM7S512 Rev A
– Chip ID is 0x270B0940 for AT91SAM7S256 Rev A
– Chip ID is 0x270B0941 for AT91SAM7S256 Rev B
– Chip ID is 0x270A0740 for AT91SAM7S128 Rev A
– Chip ID is 0x270A0741 for AT91SAM7S128 Rev B
– Chip ID is 0x27090540 for AT91SAM7S64 Rev A
– Chip ID is 0x27090543 for AT91SAM7S64 Rev B
– Chip ID is 0x27080342 for AT91SAM7S321 Rev A
– Chip ID is 0x27080340 for AT91SAM7S32 Rev A
– Chip ID is 0x27080341 for AT91SAM7S32 Rev B
– Chip ID is 0x27050241 for AT9SAM7S161 Rev A
– Chip ID is 0x27050240 for AT91SAM7S16 Rev A
Note:Refer to the errata section of the datasheet for updates on chip ID.
9.6Periodic Interval Timer
• 20-bit programmable counter plus 12-bit interval counter
9.7Watchdog Timer
• 12-bit key-protected Programmable Counter running on prescaled SCLK
• Provides reset or interrupt signals to the system
• Counter may be stopped while the processor is in debug state or in idle mode
9.8Real-time Timer
• 32-bit free-running counter with alarm running on prescaled SCLK
• Programmable 16-bit prescaler for SLCK accuracy compensation
32
AT91SAM7S Series Summary
6175GS–ATARM–24-Dec-08
9.9PIO Controller
• One PIO Controller, controlling 32 I/O lines (21 for AT91SAM7S32/16)
• Fully programmable through set/clear registers
• Multiplexing of two peripheral functions per I/O line
• For each I/O line (whether assigned to a peripheral or used as general-purpose I/O)
– Input change interrupt
– Half a clock period glitch filter
– Multi-drive option enables driving in open drain
– Programmable pull-up on each I/O line
– Pin data status register, supplies visibility of the level on the pin at any time
• Synchronous output, provides Set and Clear of several I/O lines in a single write
9.10Voltage Regulator Controller
The aim of this controller is to select the Power Mode of the Voltage Regulator between Normal
Mode (bit 0 is cleared) or Standby Mode (bit 0 is set).
AT91SAM7S Series Summary
6175GS–ATARM–24-Dec-08
33
10. Peripherals
10.1User Interface
The User Peripherals are mapped in the 256 MBytes of address space between 0xF000 0000
and 0xFFFF EFFF. Each peripheral is allocated 16 Kbytes of address space.
A complete memory map is provided in Figure 8-1 on page 20.
10.2Peripheral Identifiers
The AT91SAM7S Series embeds a wide range of peripherals. Table 10-1 defines the Peripheral
Identifiers of the AT91SAM7S512/256/128/64/321/161. Table 10-2 defines the Peripheral Identifiers of the AT91SAM7S32/16. A peripheral identifier is required for the control of the peripheral
interrupt with the Advanced Interrupt Controller and for the control of the peripheral clock with
the Power Management Controller.
Note:1. Setting SYSC and ADC bits in the clock set/clear registers of the PMC has no effect. The Sys-
tem Controller is continuously clocked. The ADC clock is automatically started for the first
conversion. In Sleep Mode the ADC clock is automatically stopped after each conversion.
Note:1. Setting SYSC and ADC bits in the clock set/clear re gisters of the PMC has no effect. The Sys-
tem Controller is continuously clocked. The ADC clock is automatically started for the first
conversion. In Sleep Mode the ADC clock is automatically stopped after each conversion.
Peripheral
Mnemonic
(1)
(1)
Peripheral
Name
System
Analog-to Digital Converter
External
Interrupt
10.3Peripheral Multiplexing on PIO Lines
The AT91SAM7S Series features one PIO controller, PIOA, that multiplexes the I/O lines of the
peripheral set.
PIO Controller A controls 32 lines (21 lines for AT91SAM7S32/16). Each line can be assigned to
one of two peripheral functions, A or B. Some of them can also be multiplexed with the analog
inputs of the ADC Controller.
Table 10-3, “Multiplexing on PIO Controller A (AT91SAM7S512/256/128/64/321/161),” on
page 36 and Table 10-4, “Multiplexing on PIO Controller A (AT91SAM7S32/16),” on page 37
define how the I/O lines of the peripherals A, B or the analog inputs are multiplexed on the PIO
Controller A. The two columns “Function” and “Comments” have been inserted for the user’s
own comments; they may be used to track how pins are defined in an application.
Note that some peripheral functions that are output only may be duplicated in the table.
All pins reset in their Parallel I/O lines function are configured as input with the programmable
pull-up enabled, so that the device is maintained in a static state as soon as a reset is detected.
6175GS–ATARM–24-Dec-08
35
10.4PIO Controller A Multiplexing
Table 10-3.Multiplexing on PIO Controller A (AT91SAM7S512/256/128/64/321/161)
• ±2 LSB Integral Non Linearity, ±1 LSB Differential Non Linearity
• Integrated 8-to-1 multiplexer, offering eight independent 3.3V analog inputs
• External voltage reference for better accuracy on low voltage inputs
• Individual enable and disable of each channel
• Multiple trigger source
– Hardware or software trigger
– External trigger pin
– Timer Counter 0 to 2 outputs TIOA0 to TIOA2 trigger
• Sleep Mode and conversion sequencer
– Automatic wakeup on trigger and back to sleep mode after conversions of all
enabled channels
• Four of eight analog inputs shared with digital signals
40
AT91SAM7S Series Summary
6175GS–ATARM–24-Dec-08
11. Package Drawings
The SAM7S series devices are available in LQFP and QFN package types.
11.1LQFP Packages
Figure 11-1. 48-and 64-lead LQFP Package Drawing
AT91SAM7S Series Summary
6175GS–ATARM–24-Dec-08
41
Table 11-1.48-lead LQFP Package Dimensions (in mm)
Symbol
A––1.60––0.063
A10.05–0.150.002–0.006
A21.351.401.450.0530.0550.057
D9.00 BSC0.354 BSC
D17.00 BSC0.276 BSC
E9.00 BSC0.354 BSC
E17.00 BSC0.276 BSC
R20.08–0.200.003–0.008
R10.08––0.003––
q 0°3.5°7° 0°3.5°7°
θ
1
θ
2
θ
3
c0.09–0.200.004–0.008
L0.450.600.750.0180.0240.030
L11.00 REF0.039 REF
S0.20––0.008––
b0.170.200.270.0070.0080.011
MinNomMaxMinNomMax
0°––0°––
11°12°13°11°12°13°
11°12°13°11°12°13°
MillimeterInch
e0.50 BSC.0.020 BSC.
D25.500.217
E25.500.217
Tolerances of Form and Position
aaa0.200.008
bbb0.200.008
ccc0.080.003
ddd0.080.003
42
AT91SAM7S Series Summary
6175GS–ATARM–24-Dec-08
AT91SAM7S Series Summary
Table 11-2.64-lead LQFP Package Dimensions (in mm)
Symbol
A – –1.60– –0.063
A10.05–0.150.002–0.006
A21.351.401.450.0530.0550.057
D12.00 BSC0.472 BSC
D110.00 BSC0.383 BSC
E12.00 BSC0.472 BSC
E110.00 BSC0.383 BSC
R20.08–0.200.003–0.008
R10.08––0.003––
q 0°3.5°7° 0°3.5°7°
θ
1
θ
2
θ
3
c0.09–0.200.004–0.008
L0.450.600.750.0180.0240.030
L11.00 REF0.039 REF
S0.20––0.008––
b0.170.200.270.0070.0080.011
e0.50 BSC.0.020 BSC.
D27.500.285
E27.500.285
aaa0.200.008
bbb0.200.008
ccc0.080.003
ddd0.080.003
MinNomMaxMinNomMax
0°––0°––
11°12°13°11°12°13°
11°12°13°11°12°13°
MillimeterInch
Tolerances of Form and Position
6175GS–ATARM–24-Dec-08
43
11.2QFN Packages
Figure 11-2. 48-pad QFN Package
44
AT91SAM7S Series Summary
6175GS–ATARM–24-Dec-08
AT91SAM7S Series Summary
Table 11-3.48-pad QFN Package Dimensions (in mm)
Symbol
MinNomMaxMinNomMax
A––090––0.035
A1 – –0.050– –0.002
A2–0.650.70–0.0260.028
A30.20 REF0.008 REF
b0.180.200.230.0070.0080.009
D7.00 bsc0.276 bsc
D25.455.605.750.2150.2200.226
E7.00 bsc0.276 bsc
E25.455.605.750.2150.2200.226
L0.350.400.450.0140.0160.018
e0.50 bsc0.020 bsc
R0.09––0.004––
aaa0.100.004
bbb0.100.004
ccc0.050.002
MillimeterInch
Tolerances of Form and Position
6175GS–ATARM–24-Dec-08
45
Figure 11-3. 64-pad QFN Package Drawing
46
AT91SAM7S Series Summary
6175GS–ATARM–24-Dec-08
AT91SAM7S Series Summary
Table 11-4.64-pad QFN Package Dimensions (in mm)
Symbol
A––090––0.035
A1––0.05––0.001
A2–0.650.70–0.0260.028
A30.20 REF0.008 REF
b0.230.250.280.0090.0100.011
D9.00 bsc0.354 bsc
D26.957.107.250.2740.2800.285
E9.00 bsc0.354 bsc
E26.957.107.250.2740.2800.285
L0.350.400.450.0140.0160.018
e0.50 bsc0.020 bsc
R0.125––0.0005––
aaa0.100.004
bbb0.100.004
ccc0.050.002
MinNomMaxMinNomMax
MillimeterInch
Tolerances of Form and Position
6175GS–ATARM–24-Dec-08
47
12. AT91SAM7S Ordering Information
Table 12-1.AT91SAM7S Series Ordering Information
MLR A Ordering CodeMLR B Ordering CodePackagePackage Type
Tem peratu r e
Operating Range
AT91SAM7S16-AU
AT91SAM7S16-MU
AT91SAM7S161-AU –LQFP 64Green
AT91SAM7S32-AU-001
AT91SAM7S32-MU
AT91SAM7S321-AU
AT91SAM7S321-MU
AT91SAM7S64-AU-001
AT91SAM7S64-MU
–
–
AT91SAM7S512-AU
AT91SAM7S512-MU
AT91SAM7S32B-AU
AT91SAM7S32B-MU
AT91SAM7S64B-AU
AT91SAM7S64B-MU
AT91SAM7S128-AU-001
AT91SAM7S128-MU
AT91SAM7S256-AU-001
AT91SAM7S256-MU
–
–
–
LQFP 48
QFN 48
LQFP 48
QFN 48
LQFP 64
QFN 64
LQFP 64
QFN 64
LQFP 64
QFN 64
LQFP 64
QFN 64
LQFP 64
QFN 64
Green
Green
Green
Green
Green
Green
Green
Industrial
(-40⋅ C to 85⋅ C)
Industrial
(-40⋅ C to 85⋅ C)
Industrial
(-40⋅ C to 85⋅ C)
Industrial
(-40⋅ C to 85⋅ C)
Industrial
(-40⋅ C to 85⋅ C)
Industrial
(-40⋅ C to 85⋅ C)
Industrial
(-40⋅ C to 85⋅ C)
Industrial
(-40⋅ C to 85⋅ C)
48
AT91SAM7S Series Summary
6175GS–ATARM–24-Dec-08
AT91SAM7S Series Summary
Revision History
Change
Request
Doc. RevComments
First issue - Unqualified on Intranet
6175AS
6175BSSection 8. “Memories” on page 18 updated: 2 ms => 3 ms, 10 ms => 15 ms, 4 ms => 6 msCSR05-529
6175CSSection 12. ”AT91SAM7S Ordering Information” AT91SAM7S321 changed in Table 12-1 on page 48#2342
Corresponds to 6175A full datasheet approval loop.
Qualified on Intranet.
Ref.
6175DS
6175ESSection 10.11 on page 40 USB Device port, Ping-pong Mode includes Isochronous endpoints.specs
6175FSAT91SAM7S161 and AT91SAM7S16 added to product familyBDs
“Features”, Table 1-1, “Configuration Summary,” on page 3, Section 4. ”Package and Pinout”
Section 12. ”AT91SAM7S Ordering Information” QFN package information added
“Features” on page 1, and global: AT91SAM7S512 added to series. Reference to Manchester Encoder
removed from USART.
Section 8. ”Memories” Reformatted Memories, Consolidated Memory Mapping in Figure 8-1 on page 20
Section 10. ”Peripherals” Reordered sub sections.
Section 11. ”Package Drawings” QFN, LQFP package drawings added.
“ice_nreset” signals changed to” power_on_reset” in System Controller block diagrams, Figure 9-1 on
page 27 and Figure 9-2 on page 28.
Section 4. ”Package and Pinout” LQFP and QFN Package Outlines replace Mechanical Overview.
Section 10.1 ”User Interface”, User peripherals are mapped between 0xF000 0000 and 0xFFFF EFFF.
SYSIRQ changed to SYSC in “Peripheral Identifiers” Table 10-1 and Table 10-2
Features: Timer Counter, on page 2 product specific information rewritten, Table 1-1, “Configuration
Summary,” on page 3, footnote explains TC on AT91SAM7S32/16 has only two channels accessible via
PIO, and in Section 10.9 ”Timer Counter”, precisions added to “compare and capture” output/input.
2
Section 10.6 ”Two-wire Interface”, updated reference to I
slave addressing, Modes for AT91SAM7S161/16
“One Two-wire Interface (TWI)” on page 2, updated in Features
Section 10.12 ”Analog-to-digital Converter”, updated Successive Approximation Register ADC and the
INL, DNL ± values of LSB.
Section 8.8.3 ”Lock Regions”, locked-region’s erase or program command updated
Section 9.5 ”Debug Unit”, Chip ID updated.
C compatibility, internal address registers,
#2444
#2748
#2832
(DBGU IP)
rfo review
4208
rfo review
4325
Section 6. ”I/O Lines Considerations”, JTAG Port Pin, Test Pin, Erase Pin, updated.5063
6175GS“Features”,“Debug Unit (DBGU)” updated with “Mode for General Purpose 2-wire UART Serial
Communication”
Section 7.4 ”Peripheral DMA Controller”, added list of PDC priorities.
Section 9. ”System Controller”, Figure 9-1 and Figure 9-2 RTT is reset by “power_on_reset”.
Section 9.1.1 ”Brownout Detector and Power-on Reset”, fourth paragraph reduced.
Section 9.5 ”Debug Unit”, the list; Section • ”Chip ID Registers”, chip IDs updated, added SAM7S32 Rev
B and SAM7S64 Rev B to the list.
Section 12. ”AT91SAM7S Ordering Information”, Updated product ordering information by MRL A and
MRL B versions.
6175GS–ATARM–24-Dec-08
5846
5913
5224
5685
rfo
49
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.